tree 7a6452a49664a4ae7783fa56a98f46092d02505e
parent 99e791746f318e308646b4831a0a9fc3ad9228c4
author Caleb Connolly <caleb.connolly@linaro.org> 1713193420 +0100
committer Caleb Connolly <caleb.connolly@linaro.org> 1713871756 +0200
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEEtlGhRjxqvtBpDFXNBYMxKxlfZLYFAmYnm4wACgkQBYMxKxlf
 ZLZqGQ//Wz4a98gG714QrrjpoVkivl5L4c0EzEHLx3dqdrFxzpkDUNUAilorZ3G3
 UHgrv5z5l7D+9X584ANLs0mVK5+wwlDvwOAuctvEx8hhWJhHho2iDdjaAgbj0EwD
 0J7YO3BqNbmegA44fnCh1vOHFsNeP2DJBSn8LlOH7YlNZeT4Vi29Ke2dmGxdcEnk
 N+k6P/I4JwSftOb5l2sHIn3EZzu3qN4DsG9H/d6A7B14ZXPzLFsdDIyZWDkc+0Jv
 ggk6yQsF+DCvvx9vrntPuExqMSh8BFOMxmRXlb8VmqUHGqp4eR0iTSfnYavoZvxF
 KX8cmFmnY+hMQOyrhsBzxsmnYKOP8zZu3G70ESQ2PKWDQUZilDgxRTl4d5CLl738
 QLDHGcU6y7Qxmn1DuUE3gGlTuYLc6FZ8rLnMhyNnNKzhxFwIVmd+hfi73vDttd/F
 Q16yUkH6z0rXZwHwqLonLZu0OfHQABbd7e4k9fqWEloZtzAkM7dGv1uLa+980yPd
 mSlXW7xz7PSWuKRON1HXiKukwKLdJuTLP6ufe8eywN8YAr8qkigl6U2a6+Eou60K
 8RPI3QVNNiEFXhqpEHnFIPHSey3S2Om1Xq/dDh1r/WnltnLTAloUWbpUpyvw2ba5
 e9/E8aZcb4yArVhWqfVcCBCiBzsU8s1ei1c7Ym3Qjb7DvpuskLo=
 =8R/4
 -----END PGP SIGNATURE-----

serial: msm: calculate bit clock divider

The driver currently requires the bit clock divider be hardcoded in
devicetree (or use the hardcoded default from apq8016).

The bit clock divider is used to derive the baud rate from the core
clock:

  baudrate = clk_rate / csr_div

clk_rate is the actual programmed core clock rate which is returned by
clk_set_rate(), and this UART driver only supports a baudrate of 115200.
We can therefore determine the appropriate value for UARTDM_CSR by
iterating over the possible values and finding the one where the
equation above holds true for a baudrate of 115200.

Implement this logic and drop the non-standard DT bindings for this
driver.

Tested on dragonboard410c.

Tested-by: Robert Marko <robert.marko@sartura.hr>
Signed-off-by: Caleb Connolly <caleb.connolly@linaro.org>