tree a5de5a3557e1c0aeaf19347701a907be8c64b873
parent c44d374bef118a07b44a5a5f596569891cfc6d21
author Sebastian Reichel <sebastian.reichel@collabora.com> 1607989317 +0100
committer Stefano Babic <sbabic@denx.de> 1608990969 +0100

board: ge: bx50v3: cleanup phy config

The current PHY rework does the following things:

1. Configure 125MHz clock
2. Setup the TX clock delay (RX is enabled by default),
3. Setup reserved bits to avoid voltage peak

The clock delays are nowadays already configured by the
PHY driver (in ar803x_delay_config). The code for that
can simply be dropped. The clock speed can also be
configured by the PHY driver by adding the device tree
property "qca,clk-out-frequency".

What is left is setting up the undocumented reserved bits
to avoid the voltage peak problem. I slightly improved its
documentation while updating the board's PHY rework code.

Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>