blob: fabd532623924bbdf1a32d471b8862e5e5c2e36c [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001#
Wolfgang Denkeca3aeb2013-06-21 10:22:36 +02002# (C) Copyright 2000 - 2013
wdenkc6097192002-11-03 00:24:07 +00003# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4#
Wolfgang Denkeca3aeb2013-06-21 10:22:36 +02005# SPDX-License-Identifier: GPL-2.0+
wdenkc6097192002-11-03 00:24:07 +00006#
7
8Summary:
9========
10
wdenk24ee89b2002-11-03 17:56:27 +000011This directory contains the source code for U-Boot, a boot loader for
wdenke86e5a02004-10-17 21:12:06 +000012Embedded boards based on PowerPC, ARM, MIPS and several other
13processors, which can be installed in a boot ROM and used to
14initialize and test the hardware or to download and run application
15code.
wdenkc6097192002-11-03 00:24:07 +000016
17The development of U-Boot is closely related to Linux: some parts of
wdenk24ee89b2002-11-03 17:56:27 +000018the source code originate in the Linux source tree, we have some
19header files in common, and special provision has been made to
wdenkc6097192002-11-03 00:24:07 +000020support booting of Linux images.
21
22Some attention has been paid to make this software easily
23configurable and extendable. For instance, all monitor commands are
24implemented with the same call interface, so that it's very easy to
25add new commands. Also, instead of permanently adding rarely used
26code (for instance hardware test utilities) to the monitor, you can
27load and run it dynamically.
28
29
30Status:
31=======
32
33In general, all boards for which a configuration option exists in the
wdenk24ee89b2002-11-03 17:56:27 +000034Makefile have been tested to some extent and can be considered
wdenkc6097192002-11-03 00:24:07 +000035"working". In fact, many of them are used in production systems.
36
Robert P. J. Day7207b362015-12-19 07:16:10 -050037In case of problems see the CHANGELOG file to find out who contributed
38the specific port. In addition, there are various MAINTAINERS files
39scattered throughout the U-Boot source identifying the people or
40companies responsible for various boards and subsystems.
wdenkc6097192002-11-03 00:24:07 +000041
Robert P. J. Day7207b362015-12-19 07:16:10 -050042Note: As of August, 2010, there is no longer a CHANGELOG file in the
43actual U-Boot source tree; however, it can be created dynamically
44from the Git log using:
Robert P. J. Dayadb9d852012-11-14 02:03:20 +000045
46 make CHANGELOG
47
wdenkc6097192002-11-03 00:24:07 +000048
49Where to get help:
50==================
51
wdenk24ee89b2002-11-03 17:56:27 +000052In case you have questions about, problems with or contributions for
Robert P. J. Day7207b362015-12-19 07:16:10 -050053U-Boot, you should send a message to the U-Boot mailing list at
Peter Tyser0c325652008-09-10 09:18:34 -050054<u-boot@lists.denx.de>. There is also an archive of previous traffic
55on the mailing list - please search the archive before asking FAQ's.
56Please see http://lists.denx.de/pipermail/u-boot and
57http://dir.gmane.org/gmane.comp.boot-loaders.u-boot
wdenkc6097192002-11-03 00:24:07 +000058
59
Wolfgang Denk218ca722008-03-26 10:40:12 +010060Where to get source code:
61=========================
62
Robert P. J. Day7207b362015-12-19 07:16:10 -050063The U-Boot source code is maintained in the Git repository at
Wolfgang Denk218ca722008-03-26 10:40:12 +010064git://www.denx.de/git/u-boot.git ; you can browse it online at
65http://www.denx.de/cgi-bin/gitweb.cgi?p=u-boot.git;a=summary
66
67The "snapshot" links on this page allow you to download tarballs of
Marcel Ziswiler11ccc332008-07-09 08:17:15 +020068any version you might be interested in. Official releases are also
Wolfgang Denk218ca722008-03-26 10:40:12 +010069available for FTP download from the ftp://ftp.denx.de/pub/u-boot/
70directory.
71
Anatolij Gustschind4ee7112008-03-26 18:13:33 +010072Pre-built (and tested) images are available from
Wolfgang Denk218ca722008-03-26 10:40:12 +010073ftp://ftp.denx.de/pub/u-boot/images/
74
75
wdenkc6097192002-11-03 00:24:07 +000076Where we come from:
77===================
78
79- start from 8xxrom sources
wdenk24ee89b2002-11-03 17:56:27 +000080- create PPCBoot project (http://sourceforge.net/projects/ppcboot)
wdenkc6097192002-11-03 00:24:07 +000081- clean up code
82- make it easier to add custom boards
83- make it possible to add other [PowerPC] CPUs
84- extend functions, especially:
85 * Provide extended interface to Linux boot loader
86 * S-Record download
87 * network boot
Marcel Ziswiler11ccc332008-07-09 08:17:15 +020088 * PCMCIA / CompactFlash / ATA disk / SCSI ... boot
wdenk24ee89b2002-11-03 17:56:27 +000089- create ARMBoot project (http://sourceforge.net/projects/armboot)
wdenkc6097192002-11-03 00:24:07 +000090- add other CPU families (starting with ARM)
wdenk24ee89b2002-11-03 17:56:27 +000091- create U-Boot project (http://sourceforge.net/projects/u-boot)
Magnus Lilja0d28f342008-08-06 19:32:33 +020092- current project page: see http://www.denx.de/wiki/U-Boot
wdenk24ee89b2002-11-03 17:56:27 +000093
94
95Names and Spelling:
96===================
97
98The "official" name of this project is "Das U-Boot". The spelling
99"U-Boot" shall be used in all written text (documentation, comments
100in source files etc.). Example:
101
102 This is the README file for the U-Boot project.
103
104File names etc. shall be based on the string "u-boot". Examples:
105
106 include/asm-ppc/u-boot.h
107
108 #include <asm/u-boot.h>
109
110Variable names, preprocessor constants etc. shall be either based on
111the string "u_boot" or on "U_BOOT". Example:
112
113 U_BOOT_VERSION u_boot_logo
114 IH_OS_U_BOOT u_boot_hush_start
wdenkc6097192002-11-03 00:24:07 +0000115
116
wdenk93f19cc2002-12-17 17:55:09 +0000117Versioning:
118===========
119
Thomas Weber360d8832010-09-28 08:06:25 +0200120Starting with the release in October 2008, the names of the releases
121were changed from numerical release numbers without deeper meaning
122into a time stamp based numbering. Regular releases are identified by
123names consisting of the calendar year and month of the release date.
124Additional fields (if present) indicate release candidates or bug fix
125releases in "stable" maintenance trees.
wdenk93f19cc2002-12-17 17:55:09 +0000126
Thomas Weber360d8832010-09-28 08:06:25 +0200127Examples:
Wolfgang Denkc0f40852011-10-26 10:21:21 +0000128 U-Boot v2009.11 - Release November 2009
Thomas Weber360d8832010-09-28 08:06:25 +0200129 U-Boot v2009.11.1 - Release 1 in version November 2009 stable tree
Jelle van der Waa0de21ec2016-10-30 17:30:30 +0100130 U-Boot v2010.09-rc1 - Release candidate 1 for September 2010 release
wdenk93f19cc2002-12-17 17:55:09 +0000131
132
wdenkc6097192002-11-03 00:24:07 +0000133Directory Hierarchy:
134====================
135
Peter Tyser8d321b82010-04-12 22:28:21 -0500136/arch Architecture specific files
Masahiro Yamada6eae68e2014-03-07 18:02:02 +0900137 /arc Files generic to ARC architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500138 /arm Files generic to ARM architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500139 /m68k Files generic to m68k architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500140 /microblaze Files generic to microblaze architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500141 /mips Files generic to MIPS architecture
Macpaul Linafc1ce82011-10-19 20:41:11 +0000142 /nds32 Files generic to NDS32 architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500143 /nios2 Files generic to Altera NIOS2 architecture
Robert P. J. Day33c77312013-09-15 18:34:15 -0400144 /openrisc Files generic to OpenRISC architecture
Stefan Roesea47a12b2010-04-15 16:07:28 +0200145 /powerpc Files generic to PowerPC architecture
Rick Chen3fafced2017-12-26 13:55:59 +0800146 /riscv Files generic to RISC-V architecture
Robert P. J. Day7207b362015-12-19 07:16:10 -0500147 /sandbox Files generic to HW-independent "sandbox"
Peter Tyser8d321b82010-04-12 22:28:21 -0500148 /sh Files generic to SH architecture
Robert P. J. Day33c77312013-09-15 18:34:15 -0400149 /x86 Files generic to x86 architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500150/api Machine/arch independent API for external apps
151/board Board dependent files
Xu Ziyuan740f7e52016-08-26 19:54:49 +0800152/cmd U-Boot commands functions
Peter Tyser8d321b82010-04-12 22:28:21 -0500153/common Misc architecture independent functions
Robert P. J. Day7207b362015-12-19 07:16:10 -0500154/configs Board default configuration files
Peter Tyser8d321b82010-04-12 22:28:21 -0500155/disk Code for disk drive partition handling
156/doc Documentation (don't expect too much)
157/drivers Commonly used device drivers
Robert P. J. Day33c77312013-09-15 18:34:15 -0400158/dts Contains Makefile for building internal U-Boot fdt.
Peter Tyser8d321b82010-04-12 22:28:21 -0500159/examples Example code for standalone applications, etc.
160/fs Filesystem code (cramfs, ext2, jffs2, etc.)
161/include Header Files
Robert P. J. Day7207b362015-12-19 07:16:10 -0500162/lib Library routines generic to all architectures
163/Licenses Various license files
Peter Tyser8d321b82010-04-12 22:28:21 -0500164/net Networking code
165/post Power On Self Test
Robert P. J. Day7207b362015-12-19 07:16:10 -0500166/scripts Various build scripts and Makefiles
167/test Various unit test files
Peter Tyser8d321b82010-04-12 22:28:21 -0500168/tools Tools to build S-Record or U-Boot images, etc.
wdenkc6097192002-11-03 00:24:07 +0000169
wdenkc6097192002-11-03 00:24:07 +0000170Software Configuration:
171=======================
172
173Configuration is usually done using C preprocessor defines; the
174rationale behind that is to avoid dead code whenever possible.
175
176There are two classes of configuration variables:
177
178* Configuration _OPTIONS_:
179 These are selectable by the user and have names beginning with
180 "CONFIG_".
181
182* Configuration _SETTINGS_:
183 These depend on the hardware etc. and should not be meddled with if
184 you don't know what you're doing; they have names beginning with
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200185 "CONFIG_SYS_".
wdenkc6097192002-11-03 00:24:07 +0000186
Robert P. J. Day7207b362015-12-19 07:16:10 -0500187Previously, all configuration was done by hand, which involved creating
188symbolic links and editing configuration files manually. More recently,
189U-Boot has added the Kbuild infrastructure used by the Linux kernel,
190allowing you to use the "make menuconfig" command to configure your
191build.
wdenkc6097192002-11-03 00:24:07 +0000192
193
194Selection of Processor Architecture and Board Type:
195---------------------------------------------------
196
197For all supported boards there are ready-to-use default
Holger Freytherab584d62014-08-04 09:26:05 +0200198configurations available; just type "make <board_name>_defconfig".
wdenkc6097192002-11-03 00:24:07 +0000199
200Example: For a TQM823L module type:
201
202 cd u-boot
Holger Freytherab584d62014-08-04 09:26:05 +0200203 make TQM823L_defconfig
wdenkc6097192002-11-03 00:24:07 +0000204
Robert P. J. Day7207b362015-12-19 07:16:10 -0500205Note: If you're looking for the default configuration file for a board
206you're sure used to be there but is now missing, check the file
207doc/README.scrapyard for a list of no longer supported boards.
wdenkc6097192002-11-03 00:24:07 +0000208
Simon Glass75b3c3a2014-03-22 17:12:59 -0600209Sandbox Environment:
210--------------------
211
212U-Boot can be built natively to run on a Linux host using the 'sandbox'
213board. This allows feature development which is not board- or architecture-
214specific to be undertaken on a native platform. The sandbox is also used to
215run some of U-Boot's tests.
216
Jagannadha Sutradharudu Teki6b1978f2014-08-31 21:19:43 +0530217See board/sandbox/README.sandbox for more details.
Simon Glass75b3c3a2014-03-22 17:12:59 -0600218
219
Simon Glassdb910352015-03-03 08:03:00 -0700220Board Initialisation Flow:
221--------------------------
222
223This is the intended start-up flow for boards. This should apply for both
Robert P. J. Day7207b362015-12-19 07:16:10 -0500224SPL and U-Boot proper (i.e. they both follow the same rules).
Simon Glassdb910352015-03-03 08:03:00 -0700225
Robert P. J. Day7207b362015-12-19 07:16:10 -0500226Note: "SPL" stands for "Secondary Program Loader," which is explained in
227more detail later in this file.
228
229At present, SPL mostly uses a separate code path, but the function names
230and roles of each function are the same. Some boards or architectures
231may not conform to this. At least most ARM boards which use
232CONFIG_SPL_FRAMEWORK conform to this.
233
234Execution typically starts with an architecture-specific (and possibly
235CPU-specific) start.S file, such as:
236
237 - arch/arm/cpu/armv7/start.S
238 - arch/powerpc/cpu/mpc83xx/start.S
239 - arch/mips/cpu/start.S
240
241and so on. From there, three functions are called; the purpose and
242limitations of each of these functions are described below.
Simon Glassdb910352015-03-03 08:03:00 -0700243
244lowlevel_init():
245 - purpose: essential init to permit execution to reach board_init_f()
246 - no global_data or BSS
247 - there is no stack (ARMv7 may have one but it will soon be removed)
248 - must not set up SDRAM or use console
249 - must only do the bare minimum to allow execution to continue to
250 board_init_f()
251 - this is almost never needed
252 - return normally from this function
253
254board_init_f():
255 - purpose: set up the machine ready for running board_init_r():
256 i.e. SDRAM and serial UART
257 - global_data is available
258 - stack is in SRAM
259 - BSS is not available, so you cannot use global/static variables,
260 only stack variables and global_data
261
262 Non-SPL-specific notes:
263 - dram_init() is called to set up DRAM. If already done in SPL this
264 can do nothing
265
266 SPL-specific notes:
267 - you can override the entire board_init_f() function with your own
268 version as needed.
269 - preloader_console_init() can be called here in extremis
270 - should set up SDRAM, and anything needed to make the UART work
271 - these is no need to clear BSS, it will be done by crt0.S
272 - must return normally from this function (don't call board_init_r()
273 directly)
274
275Here the BSS is cleared. For SPL, if CONFIG_SPL_STACK_R is defined, then at
276this point the stack and global_data are relocated to below
277CONFIG_SPL_STACK_R_ADDR. For non-SPL, U-Boot is relocated to run at the top of
278memory.
279
280board_init_r():
281 - purpose: main execution, common code
282 - global_data is available
283 - SDRAM is available
284 - BSS is available, all static/global variables can be used
285 - execution eventually continues to main_loop()
286
287 Non-SPL-specific notes:
288 - U-Boot is relocated to the top of memory and is now running from
289 there.
290
291 SPL-specific notes:
292 - stack is optionally in SDRAM, if CONFIG_SPL_STACK_R is defined and
293 CONFIG_SPL_STACK_R_ADDR points into SDRAM
294 - preloader_console_init() can be called here - typically this is
Ley Foon Tan0680f1b2017-05-03 17:13:32 +0800295 done by selecting CONFIG_SPL_BOARD_INIT and then supplying a
Simon Glassdb910352015-03-03 08:03:00 -0700296 spl_board_init() function containing this call
297 - loads U-Boot or (in falcon mode) Linux
298
299
300
wdenkc6097192002-11-03 00:24:07 +0000301Configuration Options:
302----------------------
303
304Configuration depends on the combination of board and CPU type; all
305such information is kept in a configuration file
306"include/configs/<board_name>.h".
307
308Example: For a TQM823L module, all configuration settings are in
309"include/configs/TQM823L.h".
310
311
wdenk7f6c2cb2002-11-10 22:06:23 +0000312Many of the options are named exactly as the corresponding Linux
313kernel configuration options. The intention is to make it easier to
314build a config tool - later.
315
Ashish Kumar63b23162017-08-11 11:09:14 +0530316- ARM Platform Bus Type(CCI):
317 CoreLink Cache Coherent Interconnect (CCI) is ARM BUS which
318 provides full cache coherency between two clusters of multi-core
319 CPUs and I/O coherency for devices and I/O masters
320
321 CONFIG_SYS_FSL_HAS_CCI400
322
323 Defined For SoC that has cache coherent interconnect
324 CCN-400
wdenk7f6c2cb2002-11-10 22:06:23 +0000325
Ashish Kumarc055cee2017-08-18 10:54:36 +0530326 CONFIG_SYS_FSL_HAS_CCN504
327
328 Defined for SoC that has cache coherent interconnect CCN-504
329
wdenkc6097192002-11-03 00:24:07 +0000330The following options need to be configured:
331
Kim Phillips26281142007-08-10 13:28:25 -0500332- CPU Type: Define exactly one, e.g. CONFIG_MPC85XX.
wdenkc6097192002-11-03 00:24:07 +0000333
Kim Phillips26281142007-08-10 13:28:25 -0500334- Board Type: Define exactly one, e.g. CONFIG_MPC8540ADS.
Wolfgang Denk6ccec442006-10-24 14:42:37 +0200335
Lei Wencf946c62011-02-09 18:06:58 +0530336- Marvell Family Member
337 CONFIG_SYS_MVFS - define it if you want to enable
338 multiple fs option at one time
339 for marvell soc family
340
Kumar Gala66412c62011-02-18 05:40:54 -0600341- 85xx CPU Options:
York Sunffd06e02012-10-08 07:44:30 +0000342 CONFIG_SYS_PPC64
343
344 Specifies that the core is a 64-bit PowerPC implementation (implements
345 the "64" category of the Power ISA). This is necessary for ePAPR
346 compliance, among other possible reasons.
347
Kumar Gala66412c62011-02-18 05:40:54 -0600348 CONFIG_SYS_FSL_TBCLK_DIV
349
350 Defines the core time base clock divider ratio compared to the
351 system clock. On most PQ3 devices this is 8, on newer QorIQ
352 devices it can be 16 or 32. The ratio varies from SoC to Soc.
353
Kumar Gala8f290842011-05-20 00:39:21 -0500354 CONFIG_SYS_FSL_PCIE_COMPAT
355
356 Defines the string to utilize when trying to match PCIe device
357 tree nodes for the given platform.
358
Scott Wood33eee332012-08-14 10:14:53 +0000359 CONFIG_SYS_FSL_ERRATUM_A004510
360
361 Enables a workaround for erratum A004510. If set,
362 then CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV and
363 CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY must be set.
364
365 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV
366 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 (optional)
367
368 Defines one or two SoC revisions (low 8 bits of SVR)
369 for which the A004510 workaround should be applied.
370
371 The rest of SVR is either not relevant to the decision
372 of whether the erratum is present (e.g. p2040 versus
373 p2041) or is implied by the build target, which controls
374 whether CONFIG_SYS_FSL_ERRATUM_A004510 is set.
375
376 See Freescale App Note 4493 for more information about
377 this erratum.
378
Prabhakar Kushwaha74fa22e2013-04-16 13:27:44 +0530379 CONFIG_A003399_NOR_WORKAROUND
380 Enables a workaround for IFC erratum A003399. It is only
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -0800381 required during NOR boot.
Prabhakar Kushwaha74fa22e2013-04-16 13:27:44 +0530382
Prabhakar Kushwaha9f074e62014-10-29 22:33:09 +0530383 CONFIG_A008044_WORKAROUND
384 Enables a workaround for T1040/T1042 erratum A008044. It is only
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -0800385 required during NAND boot and valid for Rev 1.0 SoC revision
Prabhakar Kushwaha9f074e62014-10-29 22:33:09 +0530386
Scott Wood33eee332012-08-14 10:14:53 +0000387 CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY
388
389 This is the value to write into CCSR offset 0x18600
390 according to the A004510 workaround.
391
Priyanka Jain64501c62013-07-02 09:21:04 +0530392 CONFIG_SYS_FSL_DSP_DDR_ADDR
393 This value denotes start offset of DDR memory which is
394 connected exclusively to the DSP cores.
395
Priyanka Jain765b0bd2013-04-04 09:31:54 +0530396 CONFIG_SYS_FSL_DSP_M2_RAM_ADDR
397 This value denotes start offset of M2 memory
398 which is directly connected to the DSP core.
399
Priyanka Jain64501c62013-07-02 09:21:04 +0530400 CONFIG_SYS_FSL_DSP_M3_RAM_ADDR
401 This value denotes start offset of M3 memory which is directly
402 connected to the DSP core.
403
Priyanka Jain765b0bd2013-04-04 09:31:54 +0530404 CONFIG_SYS_FSL_DSP_CCSRBAR_DEFAULT
405 This value denotes start offset of DSP CCSR space.
406
Priyanka Jainb1359912013-12-17 14:25:52 +0530407 CONFIG_SYS_FSL_SINGLE_SOURCE_CLK
408 Single Source Clock is clocking mode present in some of FSL SoC's.
409 In this mode, a single differential clock is used to supply
410 clocks to the sysclock, ddrclock and usbclock.
411
Aneesh Bansalfb4a2402014-03-18 23:40:26 +0530412 CONFIG_SYS_CPC_REINIT_F
413 This CONFIG is defined when the CPC is configured as SRAM at the
Bin Menga1875592016-02-05 19:30:11 -0800414 time of U-Boot entry and is required to be re-initialized.
Aneesh Bansalfb4a2402014-03-18 23:40:26 +0530415
Tang Yuantianaade2002014-04-17 15:33:46 +0800416 CONFIG_DEEP_SLEEP
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -0800417 Indicates this SoC supports deep sleep feature. If deep sleep is
Tang Yuantianaade2002014-04-17 15:33:46 +0800418 supported, core will start to execute uboot when wakes up.
419
Daniel Schwierzeck6cb461b2012-04-02 02:57:56 +0000420- Generic CPU options:
421 CONFIG_SYS_BIG_ENDIAN, CONFIG_SYS_LITTLE_ENDIAN
422
423 Defines the endianess of the CPU. Implementation of those
424 values is arch specific.
425
York Sun5614e712013-09-30 09:22:09 -0700426 CONFIG_SYS_FSL_DDR
427 Freescale DDR driver in use. This type of DDR controller is
428 found in mpc83xx, mpc85xx, mpc86xx as well as some ARM core
429 SoCs.
430
431 CONFIG_SYS_FSL_DDR_ADDR
432 Freescale DDR memory-mapped register base.
433
434 CONFIG_SYS_FSL_DDR_EMU
435 Specify emulator support for DDR. Some DDR features such as
436 deskew training are not available.
437
438 CONFIG_SYS_FSL_DDRC_GEN1
439 Freescale DDR1 controller.
440
441 CONFIG_SYS_FSL_DDRC_GEN2
442 Freescale DDR2 controller.
443
444 CONFIG_SYS_FSL_DDRC_GEN3
445 Freescale DDR3 controller.
446
York Sun34e026f2014-03-27 17:54:47 -0700447 CONFIG_SYS_FSL_DDRC_GEN4
448 Freescale DDR4 controller.
449
York Sun9ac4ffb2013-09-30 14:20:51 -0700450 CONFIG_SYS_FSL_DDRC_ARM_GEN3
451 Freescale DDR3 controller for ARM-based SoCs.
452
York Sun5614e712013-09-30 09:22:09 -0700453 CONFIG_SYS_FSL_DDR1
454 Board config to use DDR1. It can be enabled for SoCs with
455 Freescale DDR1 or DDR2 controllers, depending on the board
456 implemetation.
457
458 CONFIG_SYS_FSL_DDR2
Robert P. J. Day62a3b7d2016-07-15 13:44:45 -0400459 Board config to use DDR2. It can be enabled for SoCs with
York Sun5614e712013-09-30 09:22:09 -0700460 Freescale DDR2 or DDR3 controllers, depending on the board
461 implementation.
462
463 CONFIG_SYS_FSL_DDR3
464 Board config to use DDR3. It can be enabled for SoCs with
York Sun34e026f2014-03-27 17:54:47 -0700465 Freescale DDR3 or DDR3L controllers.
466
467 CONFIG_SYS_FSL_DDR3L
468 Board config to use DDR3L. It can be enabled for SoCs with
469 DDR3L controllers.
470
471 CONFIG_SYS_FSL_DDR4
472 Board config to use DDR4. It can be enabled for SoCs with
473 DDR4 controllers.
York Sun5614e712013-09-30 09:22:09 -0700474
Prabhakar Kushwaha1b4175d2014-01-18 12:28:30 +0530475 CONFIG_SYS_FSL_IFC_BE
476 Defines the IFC controller register space as Big Endian
477
478 CONFIG_SYS_FSL_IFC_LE
479 Defines the IFC controller register space as Little Endian
480
Prabhakar Kushwaha1c407072017-02-02 15:01:26 +0530481 CONFIG_SYS_FSL_IFC_CLK_DIV
482 Defines divider of platform clock(clock input to IFC controller).
483
Prabhakar Kushwahaadd63f92017-02-02 15:02:00 +0530484 CONFIG_SYS_FSL_LBC_CLK_DIV
485 Defines divider of platform clock(clock input to eLBC controller).
486
Prabhakar Kushwaha690e4252014-01-13 11:28:04 +0530487 CONFIG_SYS_FSL_PBL_PBI
488 It enables addition of RCW (Power on reset configuration) in built image.
489 Please refer doc/README.pblimage for more details
490
491 CONFIG_SYS_FSL_PBL_RCW
492 It adds PBI(pre-boot instructions) commands in u-boot build image.
493 PBI commands can be used to configure SoC before it starts the execution.
494 Please refer doc/README.pblimage for more details
495
Prabhakar Kushwaha89ad7be2014-04-08 19:13:34 +0530496 CONFIG_SPL_FSL_PBL
497 It adds a target to create boot binary having SPL binary in PBI format
498 concatenated with u-boot binary.
499
York Sun4e5b1bd2014-02-10 13:59:42 -0800500 CONFIG_SYS_FSL_DDR_BE
501 Defines the DDR controller register space as Big Endian
502
503 CONFIG_SYS_FSL_DDR_LE
504 Defines the DDR controller register space as Little Endian
505
York Sun6b9e3092014-02-10 13:59:43 -0800506 CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY
507 Physical address from the view of DDR controllers. It is the
508 same as CONFIG_SYS_DDR_SDRAM_BASE for all Power SoCs. But
509 it could be different for ARM SoCs.
510
York Sun6b1e1252014-02-10 13:59:44 -0800511 CONFIG_SYS_FSL_DDR_INTLV_256B
512 DDR controller interleaving on 256-byte. This is a special
513 interleaving mode, handled by Dickens for Freescale layerscape
514 SoCs with ARM core.
515
York Sun1d71efb2014-08-01 15:51:00 -0700516 CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS
517 Number of controllers used as main memory.
518
519 CONFIG_SYS_FSL_OTHER_DDR_NUM_CTRLS
520 Number of controllers used for other than main memory.
521
Prabhakar Kushwaha44937212015-11-09 16:42:07 +0530522 CONFIG_SYS_FSL_HAS_DP_DDR
523 Defines the SoC has DP-DDR used for DPAA.
524
Ruchika Gupta028dbb82014-09-09 11:50:31 +0530525 CONFIG_SYS_FSL_SEC_BE
526 Defines the SEC controller register space as Big Endian
527
528 CONFIG_SYS_FSL_SEC_LE
529 Defines the SEC controller register space as Little Endian
530
Daniel Schwierzeck92bbd642011-07-27 13:22:39 +0200531- MIPS CPU options:
532 CONFIG_SYS_INIT_SP_OFFSET
533
534 Offset relative to CONFIG_SYS_SDRAM_BASE for initial stack
535 pointer. This is needed for the temporary stack before
536 relocation.
537
538 CONFIG_SYS_MIPS_CACHE_MODE
539
540 Cache operation mode for the MIPS CPU.
541 See also arch/mips/include/asm/mipsregs.h.
542 Possible values are:
543 CONF_CM_CACHABLE_NO_WA
544 CONF_CM_CACHABLE_WA
545 CONF_CM_UNCACHED
546 CONF_CM_CACHABLE_NONCOHERENT
547 CONF_CM_CACHABLE_CE
548 CONF_CM_CACHABLE_COW
549 CONF_CM_CACHABLE_CUW
550 CONF_CM_CACHABLE_ACCELERATED
551
552 CONFIG_SYS_XWAY_EBU_BOOTCFG
553
554 Special option for Lantiq XWAY SoCs for booting from NOR flash.
555 See also arch/mips/cpu/mips32/start.S.
556
557 CONFIG_XWAY_SWAP_BYTES
558
559 Enable compilation of tools/xway-swap-bytes needed for Lantiq
560 XWAY SoCs for booting from NOR flash. The U-Boot image needs to
561 be swapped if a flash programmer is used.
562
Christian Rieschb67d8812012-02-02 00:44:39 +0000563- ARM options:
564 CONFIG_SYS_EXCEPTION_VECTORS_HIGH
565
566 Select high exception vectors of the ARM core, e.g., do not
567 clear the V bit of the c1 register of CP15.
568
York Sun207774b2015-03-20 19:28:08 -0700569 COUNTER_FREQUENCY
570 Generic timer clock source frequency.
571
572 COUNTER_FREQUENCY_REAL
573 Generic timer clock source frequency if the real clock is
574 different from COUNTER_FREQUENCY, and can only be determined
575 at run time.
576
Stephen Warren73c38932015-01-19 16:25:52 -0700577- Tegra SoC options:
578 CONFIG_TEGRA_SUPPORT_NON_SECURE
579
580 Support executing U-Boot in non-secure (NS) mode. Certain
581 impossible actions will be skipped if the CPU is in NS mode,
582 such as ARM architectural timer initialization.
583
wdenk5da627a2003-10-09 20:09:04 +0000584- Linux Kernel Interface:
wdenkc6097192002-11-03 00:24:07 +0000585 CONFIG_CLOCKS_IN_MHZ
586
587 U-Boot stores all clock information in Hz
588 internally. For binary compatibility with older Linux
589 kernels (which expect the clocks passed in the
590 bd_info data to be in MHz) the environment variable
591 "clocks_in_mhz" can be defined so that U-Boot
592 converts clock data to MHZ before passing it to the
593 Linux kernel.
wdenkc6097192002-11-03 00:24:07 +0000594 When CONFIG_CLOCKS_IN_MHZ is defined, a definition of
Wolfgang Denk218ca722008-03-26 10:40:12 +0100595 "clocks_in_mhz=1" is automatically included in the
wdenkc6097192002-11-03 00:24:07 +0000596 default environment.
597
wdenk5da627a2003-10-09 20:09:04 +0000598 CONFIG_MEMSIZE_IN_BYTES [relevant for MIPS only]
599
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -0800600 When transferring memsize parameter to Linux, some versions
wdenk5da627a2003-10-09 20:09:04 +0000601 expect it to be in bytes, others in MB.
602 Define CONFIG_MEMSIZE_IN_BYTES to make it in bytes.
603
Gerald Van Barenfec6d9e2008-06-03 20:34:45 -0400604 CONFIG_OF_LIBFDT
Wolfgang Denkf57f70a2005-10-13 01:45:54 +0200605
606 New kernel versions are expecting firmware settings to be
Gerald Van Baren213bf8c2007-03-31 12:23:51 -0400607 passed using flattened device trees (based on open firmware
608 concepts).
609
610 CONFIG_OF_LIBFDT
611 * New libfdt-based support
612 * Adds the "fdt" command
Kim Phillips3bb342f2007-08-10 14:34:14 -0500613 * The bootm command automatically updates the fdt
Gerald Van Baren213bf8c2007-03-31 12:23:51 -0400614
Wolfgang Denkf57f70a2005-10-13 01:45:54 +0200615 OF_TBCLK - The timebase frequency.
Kumar Galac2871f02006-01-11 13:59:02 -0600616 OF_STDOUT_PATH - The path to the console device
Wolfgang Denkf57f70a2005-10-13 01:45:54 +0200617
Marcel Ziswiler11ccc332008-07-09 08:17:15 +0200618 boards with QUICC Engines require OF_QE to set UCC MAC
619 addresses
Kim Phillips3bb342f2007-08-10 14:34:14 -0500620
Kumar Gala4e253132006-01-11 13:54:17 -0600621 CONFIG_OF_BOARD_SETUP
622
623 Board code has addition modification that it wants to make
624 to the flat device tree before handing it off to the kernel
wdenk6705d812004-08-02 23:22:59 +0000625
Simon Glassc654b512014-10-23 18:58:54 -0600626 CONFIG_OF_SYSTEM_SETUP
627
628 Other code has addition modification that it wants to make
629 to the flat device tree before handing it off to the kernel.
630 This causes ft_system_setup() to be called before booting
631 the kernel.
632
Heiko Schocher3887c3f2009-09-23 07:56:08 +0200633 CONFIG_OF_IDE_FIXUP
634
635 U-Boot can detect if an IDE device is present or not.
636 If not, and this new config option is activated, U-Boot
637 removes the ATA node from the DTS before booting Linux,
638 so the Linux IDE driver does not probe the device and
639 crash. This is needed for buggy hardware (uc101) where
640 no pull down resistor is connected to the signal IDE5V_DD7.
641
Igor Grinberg7eb29392011-07-14 05:45:07 +0000642 CONFIG_MACH_TYPE [relevant for ARM only][mandatory]
643
644 This setting is mandatory for all boards that have only one
645 machine type and must be used to specify the machine type
646 number as it appears in the ARM machine registry
647 (see http://www.arm.linux.org.uk/developer/machines/).
648 Only boards that have multiple machine types supported
649 in a single configuration file and the machine type is
650 runtime discoverable, do not have to use this setting.
651
Niklaus Giger0b2f4ec2008-11-03 22:13:47 +0100652- vxWorks boot parameters:
653
654 bootvx constructs a valid bootline using the following
Bin Meng9e98b7e2015-10-07 20:19:17 -0700655 environments variables: bootdev, bootfile, ipaddr, netmask,
656 serverip, gatewayip, hostname, othbootargs.
Niklaus Giger0b2f4ec2008-11-03 22:13:47 +0100657 It loads the vxWorks image pointed bootfile.
658
Niklaus Giger0b2f4ec2008-11-03 22:13:47 +0100659 Note: If a "bootargs" environment is defined, it will overwride
660 the defaults discussed just above.
661
Aneesh V2c451f72011-06-16 23:30:47 +0000662- Cache Configuration:
663 CONFIG_SYS_ICACHE_OFF - Do not enable instruction cache in U-Boot
664 CONFIG_SYS_DCACHE_OFF - Do not enable data cache in U-Boot
665 CONFIG_SYS_L2CACHE_OFF- Do not enable L2 cache in U-Boot
666
Aneesh V93bc2192011-06-16 23:30:51 +0000667- Cache Configuration for ARM:
668 CONFIG_SYS_L2_PL310 - Enable support for ARM PL310 L2 cache
669 controller
670 CONFIG_SYS_PL310_BASE - Physical base address of PL310
671 controller register space
672
wdenk6705d812004-08-02 23:22:59 +0000673- Serial Ports:
Andreas Engel48d01922008-09-08 14:30:53 +0200674 CONFIG_PL010_SERIAL
wdenk6705d812004-08-02 23:22:59 +0000675
676 Define this if you want support for Amba PrimeCell PL010 UARTs.
677
Andreas Engel48d01922008-09-08 14:30:53 +0200678 CONFIG_PL011_SERIAL
wdenk6705d812004-08-02 23:22:59 +0000679
680 Define this if you want support for Amba PrimeCell PL011 UARTs.
681
682 CONFIG_PL011_CLOCK
683
684 If you have Amba PrimeCell PL011 UARTs, set this variable to
685 the clock speed of the UARTs.
686
687 CONFIG_PL01x_PORTS
688
689 If you have Amba PrimeCell PL010 or PL011 UARTs on your board,
690 define this to a list of base addresses for each (supported)
691 port. See e.g. include/configs/versatile.h
692
Karicheri, Muralidharand57dee52014-04-09 15:38:46 -0400693 CONFIG_SERIAL_HW_FLOW_CONTROL
694
695 Define this variable to enable hw flow control in serial driver.
696 Current user of this option is drivers/serial/nsl16550.c driver
wdenk6705d812004-08-02 23:22:59 +0000697
wdenkc6097192002-11-03 00:24:07 +0000698- Console Baudrate:
699 CONFIG_BAUDRATE - in bps
700 Select one of the baudrates listed in
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200701 CONFIG_SYS_BAUDRATE_TABLE, see below.
wdenkc6097192002-11-03 00:24:07 +0000702
wdenkc6097192002-11-03 00:24:07 +0000703- Autoboot Command:
704 CONFIG_BOOTCOMMAND
705 Only needed when CONFIG_BOOTDELAY is enabled;
706 define a command string that is automatically executed
707 when no character is read on the console interface
708 within "Boot Delay" after reset.
709
wdenkc6097192002-11-03 00:24:07 +0000710 CONFIG_RAMBOOT and CONFIG_NFSBOOT
wdenk43d96162003-03-06 00:02:04 +0000711 The value of these goes into the environment as
712 "ramboot" and "nfsboot" respectively, and can be used
713 as a convenience, when switching between booting from
Marcel Ziswiler11ccc332008-07-09 08:17:15 +0200714 RAM and NFS.
wdenkc6097192002-11-03 00:24:07 +0000715
Heiko Schochereda0ba32013-11-04 14:04:59 +0100716- Bootcount:
Heiko Schochereda0ba32013-11-04 14:04:59 +0100717 CONFIG_BOOTCOUNT_ENV
718 If no softreset save registers are found on the hardware
719 "bootcount" is stored in the environment. To prevent a
720 saveenv on all reboots, the environment variable
721 "upgrade_available" is used. If "upgrade_available" is
722 0, "bootcount" is always 0, if "upgrade_available" is
723 1 "bootcount" is incremented in the environment.
724 So the Userspace Applikation must set the "upgrade_available"
725 and "bootcount" variable to 0, if a boot was successfully.
726
wdenkc6097192002-11-03 00:24:07 +0000727- Pre-Boot Commands:
728 CONFIG_PREBOOT
729
730 When this option is #defined, the existence of the
731 environment variable "preboot" will be checked
732 immediately before starting the CONFIG_BOOTDELAY
733 countdown and/or running the auto-boot command resp.
734 entering interactive mode.
735
736 This feature is especially useful when "preboot" is
737 automatically generated or modified. For an example
738 see the LWMON board specific code: here "preboot" is
739 modified when the user holds down a certain
740 combination of keys on the (special) keyboard when
741 booting the systems
742
743- Serial Download Echo Mode:
744 CONFIG_LOADS_ECHO
745 If defined to 1, all characters received during a
746 serial download (using the "loads" command) are
747 echoed back. This might be needed by some terminal
748 emulations (like "cu"), but may as well just take
749 time on others. This setting #define's the initial
750 value of the "loads_echo" environment variable.
751
Jon Loeliger602ad3b2007-06-11 19:03:39 -0500752- Kgdb Serial Baudrate: (if CONFIG_CMD_KGDB is defined)
wdenkc6097192002-11-03 00:24:07 +0000753 CONFIG_KGDB_BAUDRATE
754 Select one of the baudrates listed in
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200755 CONFIG_SYS_BAUDRATE_TABLE, see below.
wdenkc6097192002-11-03 00:24:07 +0000756
Simon Glass302a6482016-03-13 19:07:28 -0600757- Removal of commands
758 If no commands are needed to boot, you can disable
759 CONFIG_CMDLINE to remove them. In this case, the command line
760 will not be available, and when U-Boot wants to execute the
761 boot command (on start-up) it will call board_run_command()
762 instead. This can reduce image size significantly for very
763 simple boot procedures.
764
Wolfgang Denka5ecbe62013-03-23 23:50:31 +0000765- Regular expression support:
766 CONFIG_REGEX
Wolfgang Denk93e14592013-10-04 17:43:24 +0200767 If this variable is defined, U-Boot is linked against
768 the SLRE (Super Light Regular Expression) library,
769 which adds regex support to some commands, as for
770 example "env grep" and "setexpr".
Wolfgang Denka5ecbe62013-03-23 23:50:31 +0000771
Simon Glass45ba8072011-10-15 05:48:20 +0000772- Device tree:
773 CONFIG_OF_CONTROL
774 If this variable is defined, U-Boot will use a device tree
775 to configure its devices, instead of relying on statically
776 compiled #defines in the board file. This option is
777 experimental and only available on a few boards. The device
778 tree is available in the global data as gd->fdt_blob.
779
Simon Glass2c0f79e2011-10-24 19:15:31 +0000780 U-Boot needs to get its device tree from somewhere. This can
Alex Deymo82f766d2017-04-02 01:25:20 -0700781 be done using one of the three options below:
Simon Glassbbb0b122011-10-15 05:48:21 +0000782
783 CONFIG_OF_EMBED
784 If this variable is defined, U-Boot will embed a device tree
785 binary in its image. This device tree file should be in the
786 board directory and called <soc>-<board>.dts. The binary file
787 is then picked up in board_init_f() and made available through
Nobuhiro Iwamatsueb3eb602017-08-26 07:34:14 +0900788 the global data structure as gd->fdt_blob.
Simon Glass45ba8072011-10-15 05:48:20 +0000789
Simon Glass2c0f79e2011-10-24 19:15:31 +0000790 CONFIG_OF_SEPARATE
791 If this variable is defined, U-Boot will build a device tree
792 binary. It will be called u-boot.dtb. Architecture-specific
793 code will locate it at run-time. Generally this works by:
794
795 cat u-boot.bin u-boot.dtb >image.bin
796
797 and in fact, U-Boot does this for you, creating a file called
798 u-boot-dtb.bin which is useful in the common case. You can
799 still use the individual files if you need something more
800 exotic.
801
Alex Deymo82f766d2017-04-02 01:25:20 -0700802 CONFIG_OF_BOARD
803 If this variable is defined, U-Boot will use the device tree
804 provided by the board at runtime instead of embedding one with
805 the image. Only boards defining board_fdt_blob_setup() support
806 this option (see include/fdtdec.h file).
807
wdenkc6097192002-11-03 00:24:07 +0000808- Watchdog:
809 CONFIG_WATCHDOG
810 If this variable is defined, it enables watchdog
Detlev Zundel6abe6fb2011-04-27 05:25:59 +0000811 support for the SoC. There must be support in the SoC
Christophe Leroy907208c2017-07-06 10:23:22 +0200812 specific code for a watchdog. For the 8xx
813 CPUs, the SIU Watchdog feature is enabled in the SYPCR
814 register. When supported for a specific SoC is
815 available, then no further board specific code should
816 be needed to use it.
Detlev Zundel6abe6fb2011-04-27 05:25:59 +0000817
818 CONFIG_HW_WATCHDOG
819 When using a watchdog circuitry external to the used
820 SoC, then define this variable and provide board
821 specific code for the "hw_watchdog_reset" function.
wdenkc6097192002-11-03 00:24:07 +0000822
Heiko Schocher7bae0d62015-01-21 08:38:22 +0100823 CONFIG_AT91_HW_WDT_TIMEOUT
824 specify the timeout in seconds. default 2 seconds.
825
stroesec1551ea2003-04-04 15:53:41 +0000826- U-Boot Version:
827 CONFIG_VERSION_VARIABLE
828 If this variable is defined, an environment variable
829 named "ver" is created by U-Boot showing the U-Boot
830 version as printed by the "version" command.
Benoît Thébaudeaua1ea8e52012-08-13 15:01:14 +0200831 Any change to this variable will be reverted at the
832 next reset.
stroesec1551ea2003-04-04 15:53:41 +0000833
wdenkc6097192002-11-03 00:24:07 +0000834- Real-Time Clock:
835
Jon Loeliger602ad3b2007-06-11 19:03:39 -0500836 When CONFIG_CMD_DATE is selected, the type of the RTC
wdenkc6097192002-11-03 00:24:07 +0000837 has to be selected, too. Define exactly one of the
838 following options:
839
wdenkc6097192002-11-03 00:24:07 +0000840 CONFIG_RTC_PCF8563 - use Philips PCF8563 RTC
Fabio Estevam4e8b7542011-10-24 06:44:15 +0000841 CONFIG_RTC_MC13XXX - use MC13783 or MC13892 RTC
wdenkc6097192002-11-03 00:24:07 +0000842 CONFIG_RTC_MC146818 - use MC146818 RTC
wdenk1cb8e982003-03-06 21:55:29 +0000843 CONFIG_RTC_DS1307 - use Maxim, Inc. DS1307 RTC
wdenkc6097192002-11-03 00:24:07 +0000844 CONFIG_RTC_DS1337 - use Maxim, Inc. DS1337 RTC
wdenk7f70e852003-05-20 14:25:27 +0000845 CONFIG_RTC_DS1338 - use Maxim, Inc. DS1338 RTC
Markus Niebel412921d2014-07-21 11:06:16 +0200846 CONFIG_RTC_DS1339 - use Maxim, Inc. DS1339 RTC
wdenk3bac3512003-03-12 10:41:04 +0000847 CONFIG_RTC_DS164x - use Dallas DS164x RTC
Tor Krill9536dfc2008-03-15 15:40:26 +0100848 CONFIG_RTC_ISL1208 - use Intersil ISL1208 RTC
wdenk4c0d4c32004-06-09 17:34:58 +0000849 CONFIG_RTC_MAX6900 - use Maxim, Inc. MAX6900 RTC
Chris Packham2bd3cab2017-05-30 12:03:33 +1200850 CONFIG_RTC_DS1337_NOOSC - Turn off the OSC output for DS1337
Heiko Schocher71d19f32011-03-28 09:24:22 +0200851 CONFIG_SYS_RV3029_TCR - enable trickle charger on
852 RV3029 RTC.
wdenkc6097192002-11-03 00:24:07 +0000853
wdenkb37c7e52003-06-30 16:24:52 +0000854 Note that if the RTC uses I2C, then the I2C interface
855 must also be configured. See I2C Support, below.
856
Peter Tysere92739d2008-12-17 16:36:21 -0600857- GPIO Support:
858 CONFIG_PCA953X - use NXP's PCA953X series I2C GPIO
Peter Tysere92739d2008-12-17 16:36:21 -0600859
Chris Packham5dec49c2010-12-19 10:12:13 +0000860 The CONFIG_SYS_I2C_PCA953X_WIDTH option specifies a list of
861 chip-ngpio pairs that tell the PCA953X driver the number of
862 pins supported by a particular chip.
863
Peter Tysere92739d2008-12-17 16:36:21 -0600864 Note that if the GPIO device uses I2C, then the I2C interface
865 must also be configured. See I2C Support, below.
866
Simon Glassaa532332014-06-11 23:29:41 -0600867- I/O tracing:
868 When CONFIG_IO_TRACE is selected, U-Boot intercepts all I/O
869 accesses and can checksum them or write a list of them out
870 to memory. See the 'iotrace' command for details. This is
871 useful for testing device drivers since it can confirm that
872 the driver behaves the same way before and after a code
873 change. Currently this is supported on sandbox and arm. To
874 add support for your architecture, add '#include <iotrace.h>'
875 to the bottom of arch/<arch>/include/asm/io.h and test.
876
877 Example output from the 'iotrace stats' command is below.
878 Note that if the trace buffer is exhausted, the checksum will
879 still continue to operate.
880
881 iotrace is enabled
882 Start: 10000000 (buffer start address)
883 Size: 00010000 (buffer size)
884 Offset: 00000120 (current buffer offset)
885 Output: 10000120 (start + offset)
886 Count: 00000018 (number of trace records)
887 CRC32: 9526fb66 (CRC32 of all trace records)
888
wdenkc6097192002-11-03 00:24:07 +0000889- Timestamp Support:
890
wdenk43d96162003-03-06 00:02:04 +0000891 When CONFIG_TIMESTAMP is selected, the timestamp
892 (date and time) of an image is printed by image
893 commands like bootm or iminfo. This option is
Jon Loeliger602ad3b2007-06-11 19:03:39 -0500894 automatically enabled when you select CONFIG_CMD_DATE .
wdenkc6097192002-11-03 00:24:07 +0000895
Karl O. Pinc923c46f2012-08-16 06:20:15 +0000896- Partition Labels (disklabels) Supported:
897 Zero or more of the following:
898 CONFIG_MAC_PARTITION Apple's MacOS partition table.
Karl O. Pinc923c46f2012-08-16 06:20:15 +0000899 CONFIG_ISO_PARTITION ISO partition table, used on CDROM etc.
900 CONFIG_EFI_PARTITION GPT partition table, common when EFI is the
901 bootloader. Note 2TB partition limit; see
902 disk/part_efi.c
903 CONFIG_MTD_PARTITIONS Memory Technology Device partition table.
wdenkc6097192002-11-03 00:24:07 +0000904
Simon Glassfc843a02017-05-17 03:25:30 -0600905 If IDE or SCSI support is enabled (CONFIG_IDE or
Simon Glassc649e3c2016-05-01 11:36:02 -0600906 CONFIG_SCSI) you must configure support for at
Karl O. Pinc923c46f2012-08-16 06:20:15 +0000907 least one non-MTD partition type as well.
wdenkc6097192002-11-03 00:24:07 +0000908
909- IDE Reset method:
wdenk4d13cba2004-03-14 14:09:05 +0000910 CONFIG_IDE_RESET_ROUTINE - this is defined in several
911 board configurations files but used nowhere!
wdenkc6097192002-11-03 00:24:07 +0000912
wdenk4d13cba2004-03-14 14:09:05 +0000913 CONFIG_IDE_RESET - is this is defined, IDE Reset will
914 be performed by calling the function
915 ide_set_reset(int reset)
916 which has to be defined in a board specific file
wdenkc6097192002-11-03 00:24:07 +0000917
918- ATAPI Support:
919 CONFIG_ATAPI
920
921 Set this to enable ATAPI support.
922
wdenkc40b2952004-03-13 23:29:43 +0000923- LBA48 Support
924 CONFIG_LBA48
925
926 Set this to enable support for disks larger than 137GB
Heiko Schocher4b142fe2009-12-03 11:21:21 +0100927 Also look at CONFIG_SYS_64BIT_LBA.
wdenkc40b2952004-03-13 23:29:43 +0000928 Whithout these , LBA48 support uses 32bit variables and will 'only'
929 support disks up to 2.1TB.
930
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200931 CONFIG_SYS_64BIT_LBA:
wdenkc40b2952004-03-13 23:29:43 +0000932 When enabled, makes the IDE subsystem use 64bit sector addresses.
933 Default is 32bit.
934
wdenkc6097192002-11-03 00:24:07 +0000935- SCSI Support:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200936 CONFIG_SYS_SCSI_MAX_LUN [8], CONFIG_SYS_SCSI_MAX_SCSI_ID [7] and
937 CONFIG_SYS_SCSI_MAX_DEVICE [CONFIG_SYS_SCSI_MAX_SCSI_ID *
938 CONFIG_SYS_SCSI_MAX_LUN] can be adjusted to define the
wdenkc6097192002-11-03 00:24:07 +0000939 maximum numbers of LUNs, SCSI ID's and target
940 devices.
wdenkc6097192002-11-03 00:24:07 +0000941
Wolfgang Denk93e14592013-10-04 17:43:24 +0200942 The environment variable 'scsidevs' is set to the number of
943 SCSI devices found during the last scan.
Stefan Reinauer447c0312012-10-29 05:23:48 +0000944
wdenkc6097192002-11-03 00:24:07 +0000945- NETWORK Support (PCI):
wdenk682011f2003-06-03 23:54:09 +0000946 CONFIG_E1000
Kyle Moffettce5207e2011-10-18 11:05:29 +0000947 Support for Intel 8254x/8257x gigabit chips.
948
949 CONFIG_E1000_SPI
950 Utility code for direct access to the SPI bus on Intel 8257x.
951 This does not do anything useful unless you set at least one
952 of CONFIG_CMD_E1000 or CONFIG_E1000_SPI_GENERIC.
953
954 CONFIG_E1000_SPI_GENERIC
955 Allow generic access to the SPI bus on the Intel 8257x, for
956 example with the "sspi" command.
957
wdenkc6097192002-11-03 00:24:07 +0000958 CONFIG_EEPRO100
959 Support for Intel 82557/82559/82559ER chips.
Marcel Ziswiler11ccc332008-07-09 08:17:15 +0200960 Optional CONFIG_EEPRO100_SROM_WRITE enables EEPROM
wdenkc6097192002-11-03 00:24:07 +0000961 write routine for first time initialisation.
962
963 CONFIG_TULIP
964 Support for Digital 2114x chips.
965 Optional CONFIG_TULIP_SELECT_MEDIA for board specific
966 modem chip initialisation (KS8761/QS6611).
967
968 CONFIG_NATSEMI
969 Support for National dp83815 chips.
970
971 CONFIG_NS8382X
972 Support for National dp8382[01] gigabit chips.
973
wdenk45219c42003-05-12 21:50:16 +0000974- NETWORK Support (other):
975
Jens Scharsigc041e9d2010-01-23 12:03:45 +0100976 CONFIG_DRIVER_AT91EMAC
977 Support for AT91RM9200 EMAC.
978
979 CONFIG_RMII
980 Define this to use reduced MII inteface
981
982 CONFIG_DRIVER_AT91EMAC_QUIET
983 If this defined, the driver is quiet.
984 The driver doen't show link status messages.
985
Rob Herringefdd7312011-12-15 11:15:49 +0000986 CONFIG_CALXEDA_XGMAC
987 Support for the Calxeda XGMAC device
988
Ashok3bb46d22012-10-15 06:20:47 +0000989 CONFIG_LAN91C96
wdenk45219c42003-05-12 21:50:16 +0000990 Support for SMSC's LAN91C96 chips.
991
wdenk45219c42003-05-12 21:50:16 +0000992 CONFIG_LAN91C96_USE_32_BIT
993 Define this to enable 32 bit addressing
994
Ashok3bb46d22012-10-15 06:20:47 +0000995 CONFIG_SMC91111
wdenkf39748a2004-06-09 13:37:52 +0000996 Support for SMSC's LAN91C111 chip
997
998 CONFIG_SMC91111_BASE
999 Define this to hold the physical address
1000 of the device (I/O space)
1001
1002 CONFIG_SMC_USE_32_BIT
1003 Define this if data bus is 32 bits
1004
1005 CONFIG_SMC_USE_IOFUNCS
1006 Define this to use i/o functions instead of macros
1007 (some hardware wont work with macros)
1008
Heiko Schocherdc02bad2011-11-15 10:00:04 -05001009 CONFIG_DRIVER_TI_EMAC
1010 Support for davinci emac
1011
1012 CONFIG_SYS_DAVINCI_EMAC_PHY_COUNT
1013 Define this if you have more then 3 PHYs.
1014
Macpaul Linb3dbf4a52010-12-21 16:59:46 +08001015 CONFIG_FTGMAC100
1016 Support for Faraday's FTGMAC100 Gigabit SoC Ethernet
1017
1018 CONFIG_FTGMAC100_EGIGA
1019 Define this to use GE link update with gigabit PHY.
1020 Define this if FTGMAC100 is connected to gigabit PHY.
1021 If your system has 10/100 PHY only, it might not occur
1022 wrong behavior. Because PHY usually return timeout or
1023 useless data when polling gigabit status and gigabit
1024 control registers. This behavior won't affect the
1025 correctnessof 10/100 link speed update.
1026
Yoshihiro Shimoda3d0075f2011-01-27 10:06:03 +09001027 CONFIG_SH_ETHER
1028 Support for Renesas on-chip Ethernet controller
1029
1030 CONFIG_SH_ETHER_USE_PORT
1031 Define the number of ports to be used
1032
1033 CONFIG_SH_ETHER_PHY_ADDR
1034 Define the ETH PHY's address
1035
Yoshihiro Shimoda68260aa2011-01-27 10:06:08 +09001036 CONFIG_SH_ETHER_CACHE_WRITEBACK
1037 If this option is set, the driver enables cache flush.
1038
Heiko Schocherb2f97cf2014-07-18 06:07:19 +02001039- PWM Support:
1040 CONFIG_PWM_IMX
Robert P. J. Day5052e812016-09-13 08:35:18 -04001041 Support for PWM module on the imx6.
Heiko Schocherb2f97cf2014-07-18 06:07:19 +02001042
Vadim Bendebury5e124722011-10-17 08:36:14 +00001043- TPM Support:
Che-liang Chiou90899cc2013-04-12 11:04:34 +00001044 CONFIG_TPM
1045 Support TPM devices.
1046
Christophe Ricard0766ad22015-10-06 22:54:41 +02001047 CONFIG_TPM_TIS_INFINEON
1048 Support for Infineon i2c bus TPM devices. Only one device
Tom Wai-Hong Tam1b393db2013-04-12 11:04:37 +00001049 per system is supported at this time.
1050
Tom Wai-Hong Tam1b393db2013-04-12 11:04:37 +00001051 CONFIG_TPM_TIS_I2C_BURST_LIMITATION
1052 Define the burst count bytes upper limit
1053
Christophe Ricard3aa74082016-01-21 23:27:13 +01001054 CONFIG_TPM_ST33ZP24
1055 Support for STMicroelectronics TPM devices. Requires DM_TPM support.
1056
1057 CONFIG_TPM_ST33ZP24_I2C
1058 Support for STMicroelectronics ST33ZP24 I2C devices.
1059 Requires TPM_ST33ZP24 and I2C.
1060
Christophe Ricardb75fdc12016-01-21 23:27:14 +01001061 CONFIG_TPM_ST33ZP24_SPI
1062 Support for STMicroelectronics ST33ZP24 SPI devices.
1063 Requires TPM_ST33ZP24 and SPI.
1064
Dirk Eibachc01939c2013-06-26 15:55:15 +02001065 CONFIG_TPM_ATMEL_TWI
1066 Support for Atmel TWI TPM device. Requires I2C support.
1067
Che-liang Chiou90899cc2013-04-12 11:04:34 +00001068 CONFIG_TPM_TIS_LPC
Vadim Bendebury5e124722011-10-17 08:36:14 +00001069 Support for generic parallel port TPM devices. Only one device
1070 per system is supported at this time.
1071
1072 CONFIG_TPM_TIS_BASE_ADDRESS
1073 Base address where the generic TPM device is mapped
1074 to. Contemporary x86 systems usually map it at
1075 0xfed40000.
1076
Reinhard Pfaube6c1522013-06-26 15:55:13 +02001077 CONFIG_TPM
1078 Define this to enable the TPM support library which provides
1079 functional interfaces to some TPM commands.
1080 Requires support for a TPM device.
1081
1082 CONFIG_TPM_AUTH_SESSIONS
1083 Define this to enable authorized functions in the TPM library.
1084 Requires CONFIG_TPM and CONFIG_SHA1.
1085
wdenkc6097192002-11-03 00:24:07 +00001086- USB Support:
1087 At the moment only the UHCI host controller is
Heiko Schocher064b55c2017-06-14 05:49:40 +02001088 supported (PIP405, MIP405); define
wdenkc6097192002-11-03 00:24:07 +00001089 CONFIG_USB_UHCI to enable it.
1090 define CONFIG_USB_KEYBOARD to enable the USB Keyboard
wdenk30d56fa2004-10-09 22:44:59 +00001091 and define CONFIG_USB_STORAGE to enable the USB
wdenkc6097192002-11-03 00:24:07 +00001092 storage devices.
1093 Note:
1094 Supported are USB Keyboards and USB Floppy drives
1095 (TEAC FD-05PUB).
wdenk4d13cba2004-03-14 14:09:05 +00001096
Simon Glass9ab4ce22012-02-27 10:52:47 +00001097 CONFIG_USB_EHCI_TXFIFO_THRESH enables setting of the
1098 txfilltuning field in the EHCI controller on reset.
1099
Oleksandr Tymoshenko6e9e0622014-02-01 21:51:25 -07001100 CONFIG_USB_DWC2_REG_ADDR the physical CPU address of the DWC2
1101 HW module registers.
1102
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001103- USB Device:
1104 Define the below if you wish to use the USB console.
1105 Once firmware is rebuilt from a serial console issue the
1106 command "setenv stdin usbtty; setenv stdout usbtty" and
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001107 attach your USB cable. The Unix command "dmesg" should print
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001108 it has found a new device. The environment variable usbtty
1109 can be set to gserial or cdc_acm to enable your device to
Wolfgang Denk386eda02006-06-14 18:14:56 +02001110 appear to a USB host as a Linux gserial device or a
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001111 Common Device Class Abstract Control Model serial device.
1112 If you select usbtty = gserial you should be able to enumerate
1113 a Linux host by
1114 # modprobe usbserial vendor=0xVendorID product=0xProductID
1115 else if using cdc_acm, simply setting the environment
1116 variable usbtty to be cdc_acm should suffice. The following
1117 might be defined in YourBoardName.h
Wolfgang Denk386eda02006-06-14 18:14:56 +02001118
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001119 CONFIG_USB_DEVICE
1120 Define this to build a UDC device
wdenkc6097192002-11-03 00:24:07 +00001121
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001122 CONFIG_USB_TTY
1123 Define this to have a tty type of device available to
1124 talk to the UDC device
Wolfgang Denk386eda02006-06-14 18:14:56 +02001125
Vipin KUMARf9da0f82012-03-26 15:38:06 +05301126 CONFIG_USBD_HS
1127 Define this to enable the high speed support for usb
1128 device and usbtty. If this feature is enabled, a routine
1129 int is_usbd_high_speed(void)
1130 also needs to be defined by the driver to dynamically poll
1131 whether the enumeration has succeded at high speed or full
1132 speed.
1133
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001134 CONFIG_SYS_CONSOLE_IS_IN_ENV
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001135 Define this if you want stdin, stdout &/or stderr to
1136 be set to usbtty.
1137
Wolfgang Denk386eda02006-06-14 18:14:56 +02001138 If you have a USB-IF assigned VendorID then you may wish to
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001139 define your own vendor specific values either in BoardName.h
Wolfgang Denk386eda02006-06-14 18:14:56 +02001140 or directly in usbd_vendor_info.h. If you don't define
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001141 CONFIG_USBD_MANUFACTURER, CONFIG_USBD_PRODUCT_NAME,
1142 CONFIG_USBD_VENDORID and CONFIG_USBD_PRODUCTID, then U-Boot
1143 should pretend to be a Linux device to it's target host.
1144
1145 CONFIG_USBD_MANUFACTURER
1146 Define this string as the name of your company for
1147 - CONFIG_USBD_MANUFACTURER "my company"
Wolfgang Denk386eda02006-06-14 18:14:56 +02001148
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001149 CONFIG_USBD_PRODUCT_NAME
1150 Define this string as the name of your product
1151 - CONFIG_USBD_PRODUCT_NAME "acme usb device"
1152
1153 CONFIG_USBD_VENDORID
1154 Define this as your assigned Vendor ID from the USB
1155 Implementors Forum. This *must* be a genuine Vendor ID
1156 to avoid polluting the USB namespace.
1157 - CONFIG_USBD_VENDORID 0xFFFF
Wolfgang Denk386eda02006-06-14 18:14:56 +02001158
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001159 CONFIG_USBD_PRODUCTID
1160 Define this as the unique Product ID
1161 for your device
1162 - CONFIG_USBD_PRODUCTID 0xFFFF
wdenkc6097192002-11-03 00:24:07 +00001163
Igor Grinbergd70a5602011-12-12 12:08:35 +02001164- ULPI Layer Support:
1165 The ULPI (UTMI Low Pin (count) Interface) PHYs are supported via
1166 the generic ULPI layer. The generic layer accesses the ULPI PHY
1167 via the platform viewport, so you need both the genric layer and
1168 the viewport enabled. Currently only Chipidea/ARC based
1169 viewport is supported.
1170 To enable the ULPI layer support, define CONFIG_USB_ULPI and
1171 CONFIG_USB_ULPI_VIEWPORT in your board configuration file.
Lucas Stach6d365ea2012-10-01 00:44:35 +02001172 If your ULPI phy needs a different reference clock than the
1173 standard 24 MHz then you have to define CONFIG_ULPI_REF_CLK to
1174 the appropriate value in Hz.
wdenkc6097192002-11-03 00:24:07 +00001175
1176- MMC Support:
1177 The MMC controller on the Intel PXA is supported. To
1178 enable this define CONFIG_MMC. The MMC can be
1179 accessed from the boot prompt by mapping the device
1180 to physical memory similar to flash. Command line is
Jon Loeliger602ad3b2007-06-11 19:03:39 -05001181 enabled with CONFIG_CMD_MMC. The MMC driver also works with
1182 the FAT fs. This is enabled with CONFIG_CMD_FAT.
wdenkc6097192002-11-03 00:24:07 +00001183
Yoshihiro Shimodaafb35662011-07-04 22:21:22 +00001184 CONFIG_SH_MMCIF
1185 Support for Renesas on-chip MMCIF controller
1186
1187 CONFIG_SH_MMCIF_ADDR
1188 Define the base address of MMCIF registers
1189
1190 CONFIG_SH_MMCIF_CLK
1191 Define the clock frequency for MMCIF
1192
Pierre Aubert1fd93c62014-04-24 10:30:08 +02001193 CONFIG_SUPPORT_EMMC_BOOT
1194 Enable some additional features of the eMMC boot partitions.
1195
1196 CONFIG_SUPPORT_EMMC_RPMB
1197 Enable the commands for reading, writing and programming the
1198 key for the Replay Protection Memory Block partition in eMMC.
1199
Tom Rinib3ba6e92013-03-14 05:32:47 +00001200- USB Device Firmware Update (DFU) class support:
Paul Kocialkowski01acd6a2015-06-12 19:56:58 +02001201 CONFIG_USB_FUNCTION_DFU
Tom Rinib3ba6e92013-03-14 05:32:47 +00001202 This enables the USB portion of the DFU USB class
1203
Tom Rinib3ba6e92013-03-14 05:32:47 +00001204 CONFIG_DFU_MMC
1205 This enables support for exposing (e)MMC devices via DFU.
1206
Pantelis Antoniouc6631762013-03-14 05:32:52 +00001207 CONFIG_DFU_NAND
1208 This enables support for exposing NAND devices via DFU.
1209
Afzal Mohammeda9479f02013-09-18 01:15:24 +05301210 CONFIG_DFU_RAM
1211 This enables support for exposing RAM via DFU.
1212 Note: DFU spec refer to non-volatile memory usage, but
1213 allow usages beyond the scope of spec - here RAM usage,
1214 one that would help mostly the developer.
1215
Heiko Schochere7e75c72013-06-12 06:05:51 +02001216 CONFIG_SYS_DFU_DATA_BUF_SIZE
1217 Dfu transfer uses a buffer before writing data to the
1218 raw storage device. Make the size (in bytes) of this buffer
1219 configurable. The size of this buffer is also configurable
1220 through the "dfu_bufsiz" environment variable.
1221
Pantelis Antoniouea2453d2013-03-14 05:32:48 +00001222 CONFIG_SYS_DFU_MAX_FILE_SIZE
1223 When updating files rather than the raw storage device,
1224 we use a static buffer to copy the file into and then write
1225 the buffer once we've been given the whole file. Define
1226 this to the maximum filesize (in bytes) for the buffer.
1227 Default is 4 MiB if undefined.
1228
Heiko Schocher001a8312014-03-18 08:09:56 +01001229 DFU_DEFAULT_POLL_TIMEOUT
1230 Poll timeout [ms], is the timeout a device can send to the
1231 host. The host must wait for this timeout before sending
1232 a subsequent DFU_GET_STATUS request to the device.
1233
1234 DFU_MANIFEST_POLL_TIMEOUT
1235 Poll timeout [ms], which the device sends to the host when
1236 entering dfuMANIFEST state. Host waits this timeout, before
1237 sending again an USB request to the device.
1238
wdenk6705d812004-08-02 23:22:59 +00001239- Journaling Flash filesystem support:
Simon Glassb2482df2016-10-02 18:00:59 -06001240 CONFIG_JFFS2_NAND
wdenk6705d812004-08-02 23:22:59 +00001241 Define these for a default partition on a NAND device
1242
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001243 CONFIG_SYS_JFFS2_FIRST_SECTOR,
1244 CONFIG_SYS_JFFS2_FIRST_BANK, CONFIG_SYS_JFFS2_NUM_BANKS
wdenk6705d812004-08-02 23:22:59 +00001245 Define these for a default partition on a NOR device
1246
wdenkc6097192002-11-03 00:24:07 +00001247- Keyboard Support:
Simon Glass39f615e2015-11-11 10:05:47 -07001248 See Kconfig help for available keyboard drivers.
1249
1250 CONFIG_KEYBOARD
1251
1252 Define this to enable a custom keyboard support.
1253 This simply calls drv_keyboard_init() which must be
1254 defined in your board-specific files. This option is deprecated
1255 and is only used by novena. For new boards, use driver model
1256 instead.
wdenkc6097192002-11-03 00:24:07 +00001257
1258- Video support:
Timur Tabi7d3053f2011-02-15 17:09:19 -06001259 CONFIG_FSL_DIU_FB
Wolfgang Denk04e5ae72011-09-11 21:24:09 +02001260 Enable the Freescale DIU video driver. Reference boards for
Timur Tabi7d3053f2011-02-15 17:09:19 -06001261 SOCs that have a DIU should define this macro to enable DIU
1262 support, and should also define these other macros:
1263
1264 CONFIG_SYS_DIU_ADDR
1265 CONFIG_VIDEO
Timur Tabi7d3053f2011-02-15 17:09:19 -06001266 CONFIG_CFB_CONSOLE
1267 CONFIG_VIDEO_SW_CURSOR
1268 CONFIG_VGA_AS_SINGLE_DEVICE
1269 CONFIG_VIDEO_LOGO
1270 CONFIG_VIDEO_BMP_LOGO
1271
Timur Tabiba8e76b2011-04-11 14:18:22 -05001272 The DIU driver will look for the 'video-mode' environment
1273 variable, and if defined, enable the DIU as a console during
Fabio Estevam8eca9432016-04-02 11:53:18 -03001274 boot. See the documentation file doc/README.video for a
Timur Tabiba8e76b2011-04-11 14:18:22 -05001275 description of this variable.
Timur Tabi7d3053f2011-02-15 17:09:19 -06001276
wdenkc6097192002-11-03 00:24:07 +00001277- LCD Support: CONFIG_LCD
1278
1279 Define this to enable LCD support (for output to LCD
1280 display); also select one of the supported displays
1281 by defining one of these:
1282
Stelian Pop39cf4802008-05-09 21:57:18 +02001283 CONFIG_ATMEL_LCD:
1284
1285 HITACHI TX09D70VM1CCA, 3.5", 240x320.
1286
wdenkfd3103b2003-11-25 16:55:19 +00001287 CONFIG_NEC_NL6448AC33:
wdenkc6097192002-11-03 00:24:07 +00001288
wdenkfd3103b2003-11-25 16:55:19 +00001289 NEC NL6448AC33-18. Active, color, single scan.
wdenkc6097192002-11-03 00:24:07 +00001290
wdenkfd3103b2003-11-25 16:55:19 +00001291 CONFIG_NEC_NL6448BC20
wdenkc6097192002-11-03 00:24:07 +00001292
wdenkfd3103b2003-11-25 16:55:19 +00001293 NEC NL6448BC20-08. 6.5", 640x480.
1294 Active, color, single scan.
1295
1296 CONFIG_NEC_NL6448BC33_54
1297
1298 NEC NL6448BC33-54. 10.4", 640x480.
wdenkc6097192002-11-03 00:24:07 +00001299 Active, color, single scan.
1300
1301 CONFIG_SHARP_16x9
1302
1303 Sharp 320x240. Active, color, single scan.
1304 It isn't 16x9, and I am not sure what it is.
1305
1306 CONFIG_SHARP_LQ64D341
1307
1308 Sharp LQ64D341 display, 640x480.
1309 Active, color, single scan.
1310
1311 CONFIG_HLD1045
1312
1313 HLD1045 display, 640x480.
1314 Active, color, single scan.
1315
1316 CONFIG_OPTREX_BW
1317
1318 Optrex CBL50840-2 NF-FW 99 22 M5
1319 or
1320 Hitachi LMG6912RPFC-00T
1321 or
1322 Hitachi SP14Q002
1323
1324 320x240. Black & white.
1325
Simon Glass676d3192012-10-17 13:24:54 +00001326 CONFIG_LCD_ALIGNMENT
1327
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001328 Normally the LCD is page-aligned (typically 4KB). If this is
Simon Glass676d3192012-10-17 13:24:54 +00001329 defined then the LCD will be aligned to this value instead.
1330 For ARM it is sometimes useful to use MMU_SECTION_SIZE
1331 here, since it is cheaper to change data cache settings on
1332 a per-section basis.
1333
1334
Hannes Petermaier604c7d42015-03-27 08:01:38 +01001335 CONFIG_LCD_ROTATION
1336
1337 Sometimes, for example if the display is mounted in portrait
1338 mode or even if it's mounted landscape but rotated by 180degree,
1339 we need to rotate our content of the display relative to the
1340 framebuffer, so that user can read the messages which are
1341 printed out.
1342 Once CONFIG_LCD_ROTATION is defined, the lcd_console will be
1343 initialized with a given rotation from "vl_rot" out of
1344 "vidinfo_t" which is provided by the board specific code.
1345 The value for vl_rot is coded as following (matching to
1346 fbcon=rotate:<n> linux-kernel commandline):
1347 0 = no rotation respectively 0 degree
1348 1 = 90 degree rotation
1349 2 = 180 degree rotation
1350 3 = 270 degree rotation
1351
1352 If CONFIG_LCD_ROTATION is not defined, the console will be
1353 initialized with 0degree rotation.
1354
Tom Wai-Hong Tam45d7f522012-09-28 15:11:16 +00001355 CONFIG_LCD_BMP_RLE8
1356
1357 Support drawing of RLE8-compressed bitmaps on the LCD.
1358
Tom Wai-Hong Tam735987c2012-12-05 14:46:40 +00001359 CONFIG_I2C_EDID
1360
1361 Enables an 'i2c edid' command which can read EDID
1362 information over I2C from an attached LCD display.
1363
wdenk7152b1d2003-09-05 23:19:14 +00001364- Splash Screen Support: CONFIG_SPLASH_SCREEN
wdenkd791b1d2003-04-20 14:04:18 +00001365
wdenk8bde7f72003-06-27 21:31:46 +00001366 If this option is set, the environment is checked for
1367 a variable "splashimage". If found, the usual display
1368 of logo, copyright and system information on the LCD
wdenke94d2cd2004-06-30 22:59:18 +00001369 is suppressed and the BMP image at the address
wdenk8bde7f72003-06-27 21:31:46 +00001370 specified in "splashimage" is loaded instead. The
1371 console is redirected to the "nulldev", too. This
1372 allows for a "silent" boot where a splash screen is
1373 loaded very quickly after power-on.
wdenkd791b1d2003-04-20 14:04:18 +00001374
Nikita Kiryanovc0880482013-02-24 21:28:43 +00001375 CONFIG_SPLASHIMAGE_GUARD
1376
1377 If this option is set, then U-Boot will prevent the environment
1378 variable "splashimage" from being set to a problematic address
Fabio Estevamab5645f2016-03-23 12:46:12 -03001379 (see doc/README.displaying-bmps).
Nikita Kiryanovc0880482013-02-24 21:28:43 +00001380 This option is useful for targets where, due to alignment
1381 restrictions, an improperly aligned BMP image will cause a data
1382 abort. If you think you will not have problems with unaligned
1383 accesses (for example because your toolchain prevents them)
1384 there is no need to set this option.
1385
Matthias Weisser1ca298c2009-07-09 16:07:30 +02001386 CONFIG_SPLASH_SCREEN_ALIGN
1387
1388 If this option is set the splash image can be freely positioned
1389 on the screen. Environment variable "splashpos" specifies the
1390 position as "x,y". If a positive number is given it is used as
1391 number of pixel from left/top. If a negative number is given it
1392 is used as number of pixel from right/bottom. You can also
1393 specify 'm' for centering the image.
1394
1395 Example:
1396 setenv splashpos m,m
1397 => image at center of screen
1398
1399 setenv splashpos 30,20
1400 => image at x = 30 and y = 20
1401
1402 setenv splashpos -10,m
1403 => vertically centered image
1404 at x = dspWidth - bmpWidth - 9
1405
Stefan Roese98f4a3d2005-09-22 09:04:17 +02001406- Gzip compressed BMP image support: CONFIG_VIDEO_BMP_GZIP
1407
1408 If this option is set, additionally to standard BMP
1409 images, gzipped BMP images can be displayed via the
1410 splashscreen support or the bmp command.
1411
Anatolij Gustschind5011762010-03-15 14:50:25 +01001412- Run length encoded BMP image (RLE8) support: CONFIG_VIDEO_BMP_RLE8
1413
1414 If this option is set, 8-bit RLE compressed BMP images
1415 can be displayed via the splashscreen support or the
1416 bmp command.
1417
wdenkc29fdfc2003-08-29 20:57:53 +00001418- Compression support:
Kees Cook8ef70472013-08-16 07:59:12 -07001419 CONFIG_GZIP
1420
1421 Enabled by default to support gzip compressed images.
1422
wdenkc29fdfc2003-08-29 20:57:53 +00001423 CONFIG_BZIP2
1424
1425 If this option is set, support for bzip2 compressed
1426 images is included. If not, only uncompressed and gzip
1427 compressed images are supported.
1428
wdenk42d1f032003-10-15 23:53:47 +00001429 NOTE: the bzip2 algorithm requires a lot of RAM, so
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001430 the malloc area (as defined by CONFIG_SYS_MALLOC_LEN) should
wdenk42d1f032003-10-15 23:53:47 +00001431 be at least 4MB.
wdenkd791b1d2003-04-20 14:04:18 +00001432
wdenk17ea1172004-06-06 21:51:03 +00001433- MII/PHY support:
1434 CONFIG_PHY_ADDR
1435
1436 The address of PHY on MII bus.
1437
1438 CONFIG_PHY_CLOCK_FREQ (ppc4xx)
1439
1440 The clock frequency of the MII bus
1441
wdenk17ea1172004-06-06 21:51:03 +00001442 CONFIG_PHY_RESET_DELAY
1443
1444 Some PHY like Intel LXT971A need extra delay after
1445 reset before any MII register access is possible.
1446 For such PHY, set this option to the usec delay
1447 required. (minimum 300usec for LXT971A)
1448
1449 CONFIG_PHY_CMD_DELAY (ppc4xx)
1450
1451 Some PHY like Intel LXT971A need extra delay after
1452 command issued before MII status register can be read
1453
wdenkc6097192002-11-03 00:24:07 +00001454- IP address:
1455 CONFIG_IPADDR
1456
1457 Define a default value for the IP address to use for
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001458 the default Ethernet interface, in case this is not
wdenkc6097192002-11-03 00:24:07 +00001459 determined through e.g. bootp.
Wolfgang Denk1ebcd652011-10-26 10:21:22 +00001460 (Environment variable "ipaddr")
wdenkc6097192002-11-03 00:24:07 +00001461
1462- Server IP address:
1463 CONFIG_SERVERIP
1464
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001465 Defines a default value for the IP address of a TFTP
wdenkc6097192002-11-03 00:24:07 +00001466 server to contact when using the "tftboot" command.
Wolfgang Denk1ebcd652011-10-26 10:21:22 +00001467 (Environment variable "serverip")
wdenkc6097192002-11-03 00:24:07 +00001468
Robin Getz97cfe862009-07-21 12:15:28 -04001469 CONFIG_KEEP_SERVERADDR
1470
1471 Keeps the server's MAC address, in the env 'serveraddr'
1472 for passing to bootargs (like Linux's netconsole option)
1473
Wolfgang Denk1ebcd652011-10-26 10:21:22 +00001474- Gateway IP address:
1475 CONFIG_GATEWAYIP
1476
1477 Defines a default value for the IP address of the
1478 default router where packets to other networks are
1479 sent to.
1480 (Environment variable "gatewayip")
1481
1482- Subnet mask:
1483 CONFIG_NETMASK
1484
1485 Defines a default value for the subnet mask (or
1486 routing prefix) which is used to determine if an IP
1487 address belongs to the local subnet or needs to be
1488 forwarded through a router.
1489 (Environment variable "netmask")
1490
David Updegraff53a5c422007-06-11 10:41:07 -05001491- Multicast TFTP Mode:
1492 CONFIG_MCAST_TFTP
1493
1494 Defines whether you want to support multicast TFTP as per
1495 rfc-2090; for example to work with atftp. Lets lots of targets
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001496 tftp down the same boot image concurrently. Note: the Ethernet
David Updegraff53a5c422007-06-11 10:41:07 -05001497 driver in use must provide a function: mcast() to join/leave a
1498 multicast group.
1499
wdenkc6097192002-11-03 00:24:07 +00001500- BOOTP Recovery Mode:
1501 CONFIG_BOOTP_RANDOM_DELAY
1502
1503 If you have many targets in a network that try to
1504 boot using BOOTP, you may want to avoid that all
1505 systems send out BOOTP requests at precisely the same
1506 moment (which would happen for instance at recovery
1507 from a power failure, when all systems will try to
1508 boot, thus flooding the BOOTP server. Defining
1509 CONFIG_BOOTP_RANDOM_DELAY causes a random delay to be
1510 inserted before sending out BOOTP requests. The
Wolfgang Denk6c33c782007-08-06 23:21:05 +02001511 following delays are inserted then:
wdenkc6097192002-11-03 00:24:07 +00001512
1513 1st BOOTP request: delay 0 ... 1 sec
1514 2nd BOOTP request: delay 0 ... 2 sec
1515 3rd BOOTP request: delay 0 ... 4 sec
1516 4th and following
1517 BOOTP requests: delay 0 ... 8 sec
1518
Thierry Reding92ac8ac2014-08-19 10:21:24 +02001519 CONFIG_BOOTP_ID_CACHE_SIZE
1520
1521 BOOTP packets are uniquely identified using a 32-bit ID. The
1522 server will copy the ID from client requests to responses and
1523 U-Boot will use this to determine if it is the destination of
1524 an incoming response. Some servers will check that addresses
1525 aren't in use before handing them out (usually using an ARP
1526 ping) and therefore take up to a few hundred milliseconds to
1527 respond. Network congestion may also influence the time it
1528 takes for a response to make it back to the client. If that
1529 time is too long, U-Boot will retransmit requests. In order
1530 to allow earlier responses to still be accepted after these
1531 retransmissions, U-Boot's BOOTP client keeps a small cache of
1532 IDs. The CONFIG_BOOTP_ID_CACHE_SIZE controls the size of this
1533 cache. The default is to keep IDs for up to four outstanding
1534 requests. Increasing this will allow U-Boot to accept offers
1535 from a BOOTP client in networks with unusually high latency.
1536
stroesefe389a82003-08-28 14:17:32 +00001537- DHCP Advanced Options:
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001538 You can fine tune the DHCP functionality by defining
1539 CONFIG_BOOTP_* symbols:
stroesefe389a82003-08-28 14:17:32 +00001540
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001541 CONFIG_BOOTP_SUBNETMASK
1542 CONFIG_BOOTP_GATEWAY
1543 CONFIG_BOOTP_HOSTNAME
1544 CONFIG_BOOTP_NISDOMAIN
1545 CONFIG_BOOTP_BOOTPATH
1546 CONFIG_BOOTP_BOOTFILESIZE
1547 CONFIG_BOOTP_DNS
1548 CONFIG_BOOTP_DNS2
1549 CONFIG_BOOTP_SEND_HOSTNAME
1550 CONFIG_BOOTP_NTPSERVER
1551 CONFIG_BOOTP_TIMEOFFSET
1552 CONFIG_BOOTP_VENDOREX
Joe Hershberger2c00e092012-05-23 07:59:19 +00001553 CONFIG_BOOTP_MAY_FAIL
stroesefe389a82003-08-28 14:17:32 +00001554
Wilson Callan5d110f02007-07-28 10:56:13 -04001555 CONFIG_BOOTP_SERVERIP - TFTP server will be the serverip
1556 environment variable, not the BOOTP server.
stroesefe389a82003-08-28 14:17:32 +00001557
Joe Hershberger2c00e092012-05-23 07:59:19 +00001558 CONFIG_BOOTP_MAY_FAIL - If the DHCP server is not found
1559 after the configured retry count, the call will fail
1560 instead of starting over. This can be used to fail over
1561 to Link-local IP address configuration if the DHCP server
1562 is not available.
1563
stroesefe389a82003-08-28 14:17:32 +00001564 CONFIG_BOOTP_DNS2 - If a DHCP client requests the DNS
1565 serverip from a DHCP server, it is possible that more
1566 than one DNS serverip is offered to the client.
1567 If CONFIG_BOOTP_DNS2 is enabled, the secondary DNS
1568 serverip will be stored in the additional environment
1569 variable "dnsip2". The first DNS serverip is always
1570 stored in the variable "dnsip", when CONFIG_BOOTP_DNS
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001571 is defined.
stroesefe389a82003-08-28 14:17:32 +00001572
1573 CONFIG_BOOTP_SEND_HOSTNAME - Some DHCP servers are capable
1574 to do a dynamic update of a DNS server. To do this, they
1575 need the hostname of the DHCP requester.
Wilson Callan5d110f02007-07-28 10:56:13 -04001576 If CONFIG_BOOTP_SEND_HOSTNAME is defined, the content
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001577 of the "hostname" environment variable is passed as
1578 option 12 to the DHCP server.
stroesefe389a82003-08-28 14:17:32 +00001579
Aras Vaichasd9a2f412008-03-26 09:43:57 +11001580 CONFIG_BOOTP_DHCP_REQUEST_DELAY
1581
1582 A 32bit value in microseconds for a delay between
1583 receiving a "DHCP Offer" and sending the "DHCP Request".
1584 This fixes a problem with certain DHCP servers that don't
1585 respond 100% of the time to a "DHCP request". E.g. On an
1586 AT91RM9200 processor running at 180MHz, this delay needed
1587 to be *at least* 15,000 usec before a Windows Server 2003
1588 DHCP server would reply 100% of the time. I recommend at
1589 least 50,000 usec to be safe. The alternative is to hope
1590 that one of the retries will be successful but note that
1591 the DHCP timeout and retry process takes a longer than
1592 this delay.
1593
Joe Hershbergerd22c3382012-05-23 08:00:12 +00001594 - Link-local IP address negotiation:
1595 Negotiate with other link-local clients on the local network
1596 for an address that doesn't require explicit configuration.
1597 This is especially useful if a DHCP server cannot be guaranteed
1598 to exist in all environments that the device must operate.
1599
1600 See doc/README.link-local for more information.
1601
Prabhakar Kushwaha24acb832017-11-23 16:51:32 +05301602 - MAC address from environment variables
1603
1604 FDT_SEQ_MACADDR_FROM_ENV
1605
1606 Fix-up device tree with MAC addresses fetched sequentially from
1607 environment variables. This config work on assumption that
1608 non-usable ethernet node of device-tree are either not present
1609 or their status has been marked as "disabled".
1610
wdenka3d991b2004-04-15 21:48:45 +00001611 - CDP Options:
wdenk6e592382004-04-18 17:39:38 +00001612 CONFIG_CDP_DEVICE_ID
wdenka3d991b2004-04-15 21:48:45 +00001613
1614 The device id used in CDP trigger frames.
1615
1616 CONFIG_CDP_DEVICE_ID_PREFIX
1617
1618 A two character string which is prefixed to the MAC address
1619 of the device.
1620
1621 CONFIG_CDP_PORT_ID
1622
1623 A printf format string which contains the ascii name of
1624 the port. Normally is set to "eth%d" which sets
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001625 eth0 for the first Ethernet, eth1 for the second etc.
wdenka3d991b2004-04-15 21:48:45 +00001626
1627 CONFIG_CDP_CAPABILITIES
1628
1629 A 32bit integer which indicates the device capabilities;
1630 0x00000010 for a normal host which does not forwards.
1631
1632 CONFIG_CDP_VERSION
1633
1634 An ascii string containing the version of the software.
1635
1636 CONFIG_CDP_PLATFORM
1637
1638 An ascii string containing the name of the platform.
1639
1640 CONFIG_CDP_TRIGGER
1641
1642 A 32bit integer sent on the trigger.
1643
1644 CONFIG_CDP_POWER_CONSUMPTION
1645
1646 A 16bit integer containing the power consumption of the
1647 device in .1 of milliwatts.
1648
1649 CONFIG_CDP_APPLIANCE_VLAN_TYPE
1650
1651 A byte containing the id of the VLAN.
1652
Uri Mashiach79267ed2017-01-19 10:51:05 +02001653- Status LED: CONFIG_LED_STATUS
wdenkc6097192002-11-03 00:24:07 +00001654
1655 Several configurations allow to display the current
1656 status using a LED. For instance, the LED will blink
1657 fast while running U-Boot code, stop blinking as
1658 soon as a reply to a BOOTP request was received, and
1659 start blinking slow once the Linux kernel is running
1660 (supported by a status LED driver in the Linux
Uri Mashiach79267ed2017-01-19 10:51:05 +02001661 kernel). Defining CONFIG_LED_STATUS enables this
wdenkc6097192002-11-03 00:24:07 +00001662 feature in U-Boot.
1663
Igor Grinberg1df7bbb2013-11-08 01:03:50 +02001664 Additional options:
1665
Uri Mashiach79267ed2017-01-19 10:51:05 +02001666 CONFIG_LED_STATUS_GPIO
Igor Grinberg1df7bbb2013-11-08 01:03:50 +02001667 The status LED can be connected to a GPIO pin.
1668 In such cases, the gpio_led driver can be used as a
Uri Mashiach79267ed2017-01-19 10:51:05 +02001669 status LED backend implementation. Define CONFIG_LED_STATUS_GPIO
Igor Grinberg1df7bbb2013-11-08 01:03:50 +02001670 to include the gpio_led driver in the U-Boot binary.
1671
Igor Grinberg9dfdcdf2013-11-08 01:03:52 +02001672 CONFIG_GPIO_LED_INVERTED_TABLE
1673 Some GPIO connected LEDs may have inverted polarity in which
1674 case the GPIO high value corresponds to LED off state and
1675 GPIO low value corresponds to LED on state.
1676 In such cases CONFIG_GPIO_LED_INVERTED_TABLE may be defined
1677 with a list of GPIO LEDs that have inverted polarity.
1678
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001679- I2C Support: CONFIG_SYS_I2C
wdenkc6097192002-11-03 00:24:07 +00001680
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001681 This enable the NEW i2c subsystem, and will allow you to use
1682 i2c commands at the u-boot command line (as long as you set
1683 CONFIG_CMD_I2C in CONFIG_COMMANDS) and communicate with i2c
1684 based realtime clock chips or other i2c devices. See
1685 common/cmd_i2c.c for a description of the command line
1686 interface.
1687
1688 ported i2c driver to the new framework:
Heiko Schocherea818db2013-01-29 08:53:15 +01001689 - drivers/i2c/soft_i2c.c:
1690 - activate first bus with CONFIG_SYS_I2C_SOFT define
1691 CONFIG_SYS_I2C_SOFT_SPEED and CONFIG_SYS_I2C_SOFT_SLAVE
1692 for defining speed and slave address
1693 - activate second bus with I2C_SOFT_DECLARATIONS2 define
1694 CONFIG_SYS_I2C_SOFT_SPEED_2 and CONFIG_SYS_I2C_SOFT_SLAVE_2
1695 for defining speed and slave address
1696 - activate third bus with I2C_SOFT_DECLARATIONS3 define
1697 CONFIG_SYS_I2C_SOFT_SPEED_3 and CONFIG_SYS_I2C_SOFT_SLAVE_3
1698 for defining speed and slave address
1699 - activate fourth bus with I2C_SOFT_DECLARATIONS4 define
1700 CONFIG_SYS_I2C_SOFT_SPEED_4 and CONFIG_SYS_I2C_SOFT_SLAVE_4
1701 for defining speed and slave address
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001702
Heiko Schocher00f792e2012-10-24 13:48:22 +02001703 - drivers/i2c/fsl_i2c.c:
1704 - activate i2c driver with CONFIG_SYS_I2C_FSL
1705 define CONFIG_SYS_FSL_I2C_OFFSET for setting the register
1706 offset CONFIG_SYS_FSL_I2C_SPEED for the i2c speed and
1707 CONFIG_SYS_FSL_I2C_SLAVE for the slave addr of the first
1708 bus.
Wolfgang Denk93e14592013-10-04 17:43:24 +02001709 - If your board supports a second fsl i2c bus, define
Heiko Schocher00f792e2012-10-24 13:48:22 +02001710 CONFIG_SYS_FSL_I2C2_OFFSET for the register offset
1711 CONFIG_SYS_FSL_I2C2_SPEED for the speed and
1712 CONFIG_SYS_FSL_I2C2_SLAVE for the slave address of the
1713 second bus.
1714
Simon Glass1f2ba722012-10-30 07:28:53 +00001715 - drivers/i2c/tegra_i2c.c:
Nobuhiro Iwamatsu10cee512013-10-11 16:23:53 +09001716 - activate this driver with CONFIG_SYS_I2C_TEGRA
1717 - This driver adds 4 i2c buses with a fix speed from
1718 100000 and the slave addr 0!
Simon Glass1f2ba722012-10-30 07:28:53 +00001719
Dirk Eibach880540d2013-04-25 02:40:01 +00001720 - drivers/i2c/ppc4xx_i2c.c
1721 - activate this driver with CONFIG_SYS_I2C_PPC4XX
1722 - CONFIG_SYS_I2C_PPC4XX_CH0 activate hardware channel 0
1723 - CONFIG_SYS_I2C_PPC4XX_CH1 activate hardware channel 1
1724
tremfac96402013-09-21 18:13:35 +02001725 - drivers/i2c/i2c_mxc.c
1726 - activate this driver with CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +02001727 - enable bus 1 with CONFIG_SYS_I2C_MXC_I2C1
1728 - enable bus 2 with CONFIG_SYS_I2C_MXC_I2C2
1729 - enable bus 3 with CONFIG_SYS_I2C_MXC_I2C3
1730 - enable bus 4 with CONFIG_SYS_I2C_MXC_I2C4
tremfac96402013-09-21 18:13:35 +02001731 - define speed for bus 1 with CONFIG_SYS_MXC_I2C1_SPEED
1732 - define slave for bus 1 with CONFIG_SYS_MXC_I2C1_SLAVE
1733 - define speed for bus 2 with CONFIG_SYS_MXC_I2C2_SPEED
1734 - define slave for bus 2 with CONFIG_SYS_MXC_I2C2_SLAVE
1735 - define speed for bus 3 with CONFIG_SYS_MXC_I2C3_SPEED
1736 - define slave for bus 3 with CONFIG_SYS_MXC_I2C3_SLAVE
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +02001737 - define speed for bus 4 with CONFIG_SYS_MXC_I2C4_SPEED
1738 - define slave for bus 4 with CONFIG_SYS_MXC_I2C4_SLAVE
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001739 If those defines are not set, default value is 100000
tremfac96402013-09-21 18:13:35 +02001740 for speed, and 0 for slave.
1741
Nobuhiro Iwamatsu1086bfa2013-09-27 16:58:30 +09001742 - drivers/i2c/rcar_i2c.c:
1743 - activate this driver with CONFIG_SYS_I2C_RCAR
1744 - This driver adds 4 i2c buses
1745
1746 - CONFIG_SYS_RCAR_I2C0_BASE for setting the register channel 0
1747 - CONFIG_SYS_RCAR_I2C0_SPEED for for the speed channel 0
1748 - CONFIG_SYS_RCAR_I2C1_BASE for setting the register channel 1
1749 - CONFIG_SYS_RCAR_I2C1_SPEED for for the speed channel 1
1750 - CONFIG_SYS_RCAR_I2C2_BASE for setting the register channel 2
1751 - CONFIG_SYS_RCAR_I2C2_SPEED for for the speed channel 2
1752 - CONFIG_SYS_RCAR_I2C3_BASE for setting the register channel 3
1753 - CONFIG_SYS_RCAR_I2C3_SPEED for for the speed channel 3
1754 - CONFIF_SYS_RCAR_I2C_NUM_CONTROLLERS for number of i2c buses
1755
Nobuhiro Iwamatsu2035d772013-10-29 13:33:51 +09001756 - drivers/i2c/sh_i2c.c:
1757 - activate this driver with CONFIG_SYS_I2C_SH
1758 - This driver adds from 2 to 5 i2c buses
1759
1760 - CONFIG_SYS_I2C_SH_BASE0 for setting the register channel 0
1761 - CONFIG_SYS_I2C_SH_SPEED0 for for the speed channel 0
1762 - CONFIG_SYS_I2C_SH_BASE1 for setting the register channel 1
1763 - CONFIG_SYS_I2C_SH_SPEED1 for for the speed channel 1
1764 - CONFIG_SYS_I2C_SH_BASE2 for setting the register channel 2
1765 - CONFIG_SYS_I2C_SH_SPEED2 for for the speed channel 2
1766 - CONFIG_SYS_I2C_SH_BASE3 for setting the register channel 3
1767 - CONFIG_SYS_I2C_SH_SPEED3 for for the speed channel 3
1768 - CONFIG_SYS_I2C_SH_BASE4 for setting the register channel 4
1769 - CONFIG_SYS_I2C_SH_SPEED4 for for the speed channel 4
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001770 - CONFIG_SYS_I2C_SH_NUM_CONTROLLERS for number of i2c buses
Nobuhiro Iwamatsu2035d772013-10-29 13:33:51 +09001771
Heiko Schocher6789e842013-10-22 11:03:18 +02001772 - drivers/i2c/omap24xx_i2c.c
1773 - activate this driver with CONFIG_SYS_I2C_OMAP24XX
1774 - CONFIG_SYS_OMAP24_I2C_SPEED speed channel 0
1775 - CONFIG_SYS_OMAP24_I2C_SLAVE slave addr channel 0
1776 - CONFIG_SYS_OMAP24_I2C_SPEED1 speed channel 1
1777 - CONFIG_SYS_OMAP24_I2C_SLAVE1 slave addr channel 1
1778 - CONFIG_SYS_OMAP24_I2C_SPEED2 speed channel 2
1779 - CONFIG_SYS_OMAP24_I2C_SLAVE2 slave addr channel 2
1780 - CONFIG_SYS_OMAP24_I2C_SPEED3 speed channel 3
1781 - CONFIG_SYS_OMAP24_I2C_SLAVE3 slave addr channel 3
1782 - CONFIG_SYS_OMAP24_I2C_SPEED4 speed channel 4
1783 - CONFIG_SYS_OMAP24_I2C_SLAVE4 slave addr channel 4
1784
Heiko Schocher0bdffe72013-11-08 07:30:53 +01001785 - drivers/i2c/zynq_i2c.c
1786 - activate this driver with CONFIG_SYS_I2C_ZYNQ
1787 - set CONFIG_SYS_I2C_ZYNQ_SPEED for speed setting
1788 - set CONFIG_SYS_I2C_ZYNQ_SLAVE for slave addr
1789
Naveen Krishna Che717fc62013-12-06 12:12:38 +05301790 - drivers/i2c/s3c24x0_i2c.c:
1791 - activate this driver with CONFIG_SYS_I2C_S3C24X0
1792 - This driver adds i2c buses (11 for Exynos5250, Exynos5420
1793 9 i2c buses for Exynos4 and 1 for S3C24X0 SoCs from Samsung)
1794 with a fix speed from 100000 and the slave addr 0!
1795
Dirk Eibachb46226b2014-07-03 09:28:18 +02001796 - drivers/i2c/ihs_i2c.c
1797 - activate this driver with CONFIG_SYS_I2C_IHS
1798 - CONFIG_SYS_I2C_IHS_CH0 activate hardware channel 0
1799 - CONFIG_SYS_I2C_IHS_SPEED_0 speed channel 0
1800 - CONFIG_SYS_I2C_IHS_SLAVE_0 slave addr channel 0
1801 - CONFIG_SYS_I2C_IHS_CH1 activate hardware channel 1
1802 - CONFIG_SYS_I2C_IHS_SPEED_1 speed channel 1
1803 - CONFIG_SYS_I2C_IHS_SLAVE_1 slave addr channel 1
1804 - CONFIG_SYS_I2C_IHS_CH2 activate hardware channel 2
1805 - CONFIG_SYS_I2C_IHS_SPEED_2 speed channel 2
1806 - CONFIG_SYS_I2C_IHS_SLAVE_2 slave addr channel 2
1807 - CONFIG_SYS_I2C_IHS_CH3 activate hardware channel 3
1808 - CONFIG_SYS_I2C_IHS_SPEED_3 speed channel 3
1809 - CONFIG_SYS_I2C_IHS_SLAVE_3 slave addr channel 3
Dirk Eibach071be892015-10-28 11:46:22 +01001810 - activate dual channel with CONFIG_SYS_I2C_IHS_DUAL
1811 - CONFIG_SYS_I2C_IHS_SPEED_0_1 speed channel 0_1
1812 - CONFIG_SYS_I2C_IHS_SLAVE_0_1 slave addr channel 0_1
1813 - CONFIG_SYS_I2C_IHS_SPEED_1_1 speed channel 1_1
1814 - CONFIG_SYS_I2C_IHS_SLAVE_1_1 slave addr channel 1_1
1815 - CONFIG_SYS_I2C_IHS_SPEED_2_1 speed channel 2_1
1816 - CONFIG_SYS_I2C_IHS_SLAVE_2_1 slave addr channel 2_1
1817 - CONFIG_SYS_I2C_IHS_SPEED_3_1 speed channel 3_1
1818 - CONFIG_SYS_I2C_IHS_SLAVE_3_1 slave addr channel 3_1
Dirk Eibachb46226b2014-07-03 09:28:18 +02001819
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001820 additional defines:
1821
1822 CONFIG_SYS_NUM_I2C_BUSES
Simon Glass945a18e2016-10-02 18:01:05 -06001823 Hold the number of i2c buses you want to use.
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001824
1825 CONFIG_SYS_I2C_DIRECT_BUS
1826 define this, if you don't use i2c muxes on your hardware.
1827 if CONFIG_SYS_I2C_MAX_HOPS is not defined or == 0 you can
1828 omit this define.
1829
1830 CONFIG_SYS_I2C_MAX_HOPS
1831 define how many muxes are maximal consecutively connected
1832 on one i2c bus. If you not use i2c muxes, omit this
1833 define.
1834
1835 CONFIG_SYS_I2C_BUSES
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001836 hold a list of buses you want to use, only used if
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001837 CONFIG_SYS_I2C_DIRECT_BUS is not defined, for example
1838 a board with CONFIG_SYS_I2C_MAX_HOPS = 1 and
1839 CONFIG_SYS_NUM_I2C_BUSES = 9:
1840
1841 CONFIG_SYS_I2C_BUSES {{0, {I2C_NULL_HOP}}, \
1842 {0, {{I2C_MUX_PCA9547, 0x70, 1}}}, \
1843 {0, {{I2C_MUX_PCA9547, 0x70, 2}}}, \
1844 {0, {{I2C_MUX_PCA9547, 0x70, 3}}}, \
1845 {0, {{I2C_MUX_PCA9547, 0x70, 4}}}, \
1846 {0, {{I2C_MUX_PCA9547, 0x70, 5}}}, \
1847 {1, {I2C_NULL_HOP}}, \
1848 {1, {{I2C_MUX_PCA9544, 0x72, 1}}}, \
1849 {1, {{I2C_MUX_PCA9544, 0x72, 2}}}, \
1850 }
1851
1852 which defines
1853 bus 0 on adapter 0 without a mux
Heiko Schocherea818db2013-01-29 08:53:15 +01001854 bus 1 on adapter 0 with a PCA9547 on address 0x70 port 1
1855 bus 2 on adapter 0 with a PCA9547 on address 0x70 port 2
1856 bus 3 on adapter 0 with a PCA9547 on address 0x70 port 3
1857 bus 4 on adapter 0 with a PCA9547 on address 0x70 port 4
1858 bus 5 on adapter 0 with a PCA9547 on address 0x70 port 5
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001859 bus 6 on adapter 1 without a mux
Heiko Schocherea818db2013-01-29 08:53:15 +01001860 bus 7 on adapter 1 with a PCA9544 on address 0x72 port 1
1861 bus 8 on adapter 1 with a PCA9544 on address 0x72 port 2
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001862
1863 If you do not have i2c muxes on your board, omit this define.
1864
Simon Glassce3b5d62017-05-12 21:10:00 -06001865- Legacy I2C Support:
Heiko Schocherea818db2013-01-29 08:53:15 +01001866 If you use the software i2c interface (CONFIG_SYS_I2C_SOFT)
wdenkb37c7e52003-06-30 16:24:52 +00001867 then the following macros need to be defined (examples are
1868 from include/configs/lwmon.h):
wdenkc6097192002-11-03 00:24:07 +00001869
1870 I2C_INIT
1871
wdenkb37c7e52003-06-30 16:24:52 +00001872 (Optional). Any commands necessary to enable the I2C
wdenk43d96162003-03-06 00:02:04 +00001873 controller or configure ports.
wdenkc6097192002-11-03 00:24:07 +00001874
wdenkba56f622004-02-06 23:19:44 +00001875 eg: #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
wdenkb37c7e52003-06-30 16:24:52 +00001876
wdenkc6097192002-11-03 00:24:07 +00001877 I2C_ACTIVE
1878
1879 The code necessary to make the I2C data line active
1880 (driven). If the data line is open collector, this
1881 define can be null.
1882
wdenkb37c7e52003-06-30 16:24:52 +00001883 eg: #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
1884
wdenkc6097192002-11-03 00:24:07 +00001885 I2C_TRISTATE
1886
1887 The code necessary to make the I2C data line tri-stated
1888 (inactive). If the data line is open collector, this
1889 define can be null.
1890
wdenkb37c7e52003-06-30 16:24:52 +00001891 eg: #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
1892
wdenkc6097192002-11-03 00:24:07 +00001893 I2C_READ
1894
York Sun472d5462013-04-01 11:29:11 -07001895 Code that returns true if the I2C data line is high,
1896 false if it is low.
wdenkc6097192002-11-03 00:24:07 +00001897
wdenkb37c7e52003-06-30 16:24:52 +00001898 eg: #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
1899
wdenkc6097192002-11-03 00:24:07 +00001900 I2C_SDA(bit)
1901
York Sun472d5462013-04-01 11:29:11 -07001902 If <bit> is true, sets the I2C data line high. If it
1903 is false, it clears it (low).
wdenkc6097192002-11-03 00:24:07 +00001904
wdenkb37c7e52003-06-30 16:24:52 +00001905 eg: #define I2C_SDA(bit) \
wdenk2535d602003-07-17 23:16:40 +00001906 if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
wdenkba56f622004-02-06 23:19:44 +00001907 else immr->im_cpm.cp_pbdat &= ~PB_SDA
wdenkb37c7e52003-06-30 16:24:52 +00001908
wdenkc6097192002-11-03 00:24:07 +00001909 I2C_SCL(bit)
1910
York Sun472d5462013-04-01 11:29:11 -07001911 If <bit> is true, sets the I2C clock line high. If it
1912 is false, it clears it (low).
wdenkc6097192002-11-03 00:24:07 +00001913
wdenkb37c7e52003-06-30 16:24:52 +00001914 eg: #define I2C_SCL(bit) \
wdenk2535d602003-07-17 23:16:40 +00001915 if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
wdenkba56f622004-02-06 23:19:44 +00001916 else immr->im_cpm.cp_pbdat &= ~PB_SCL
wdenkb37c7e52003-06-30 16:24:52 +00001917
wdenkc6097192002-11-03 00:24:07 +00001918 I2C_DELAY
1919
1920 This delay is invoked four times per clock cycle so this
1921 controls the rate of data transfer. The data rate thus
wdenkb37c7e52003-06-30 16:24:52 +00001922 is 1 / (I2C_DELAY * 4). Often defined to be something
wdenk945af8d2003-07-16 21:53:01 +00001923 like:
1924
wdenkb37c7e52003-06-30 16:24:52 +00001925 #define I2C_DELAY udelay(2)
wdenkc6097192002-11-03 00:24:07 +00001926
Mike Frysinger793b5722010-07-21 13:38:02 -04001927 CONFIG_SOFT_I2C_GPIO_SCL / CONFIG_SOFT_I2C_GPIO_SDA
1928
1929 If your arch supports the generic GPIO framework (asm/gpio.h),
1930 then you may alternatively define the two GPIOs that are to be
1931 used as SCL / SDA. Any of the previous I2C_xxx macros will
1932 have GPIO-based defaults assigned to them as appropriate.
1933
1934 You should define these to the GPIO value as given directly to
1935 the generic GPIO functions.
1936
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001937 CONFIG_SYS_I2C_INIT_BOARD
wdenk47cd00f2003-03-06 13:39:27 +00001938
wdenk8bde7f72003-06-27 21:31:46 +00001939 When a board is reset during an i2c bus transfer
1940 chips might think that the current transfer is still
1941 in progress. On some boards it is possible to access
1942 the i2c SCLK line directly, either by using the
1943 processor pin as a GPIO or by having a second pin
1944 connected to the bus. If this option is defined a
1945 custom i2c_init_board() routine in boards/xxx/board.c
1946 is run early in the boot sequence.
wdenk47cd00f2003-03-06 13:39:27 +00001947
Ben Warrenbb99ad62006-09-07 16:50:54 -04001948 CONFIG_I2C_MULTI_BUS
1949
1950 This option allows the use of multiple I2C buses, each of which
Wolfgang Denkc0f40852011-10-26 10:21:21 +00001951 must have a controller. At any point in time, only one bus is
1952 active. To switch to a different bus, use the 'i2c dev' command.
Ben Warrenbb99ad62006-09-07 16:50:54 -04001953 Note that bus numbering is zero-based.
1954
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001955 CONFIG_SYS_I2C_NOPROBES
Ben Warrenbb99ad62006-09-07 16:50:54 -04001956
1957 This option specifies a list of I2C devices that will be skipped
Wolfgang Denkc0f40852011-10-26 10:21:21 +00001958 when the 'i2c probe' command is issued. If CONFIG_I2C_MULTI_BUS
Peter Tyser0f89c542009-04-18 22:34:03 -05001959 is set, specify a list of bus-device pairs. Otherwise, specify
1960 a 1D array of device addresses
Ben Warrenbb99ad62006-09-07 16:50:54 -04001961
1962 e.g.
1963 #undef CONFIG_I2C_MULTI_BUS
Wolfgang Denkc0f40852011-10-26 10:21:21 +00001964 #define CONFIG_SYS_I2C_NOPROBES {0x50,0x68}
Ben Warrenbb99ad62006-09-07 16:50:54 -04001965
1966 will skip addresses 0x50 and 0x68 on a board with one I2C bus
1967
Wolfgang Denkc0f40852011-10-26 10:21:21 +00001968 #define CONFIG_I2C_MULTI_BUS
Simon Glass945a18e2016-10-02 18:01:05 -06001969 #define CONFIG_SYS_I2C_NOPROBES {{0,0x50},{0,0x68},{1,0x54}}
Ben Warrenbb99ad62006-09-07 16:50:54 -04001970
1971 will skip addresses 0x50 and 0x68 on bus 0 and address 0x54 on bus 1
1972
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001973 CONFIG_SYS_SPD_BUS_NUM
Timur Tabibe5e6182006-11-03 19:15:00 -06001974
1975 If defined, then this indicates the I2C bus number for DDR SPD.
1976 If not defined, then U-Boot assumes that SPD is on I2C bus 0.
1977
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001978 CONFIG_SYS_RTC_BUS_NUM
Stefan Roese0dc018e2007-02-20 10:51:26 +01001979
1980 If defined, then this indicates the I2C bus number for the RTC.
1981 If not defined, then U-Boot assumes that RTC is on I2C bus 0.
1982
Andrew Dyer2ac69852008-12-29 17:36:01 -06001983 CONFIG_SOFT_I2C_READ_REPEATED_START
1984
1985 defining this will force the i2c_read() function in
1986 the soft_i2c driver to perform an I2C repeated start
1987 between writing the address pointer and reading the
1988 data. If this define is omitted the default behaviour
1989 of doing a stop-start sequence will be used. Most I2C
1990 devices can use either method, but some require one or
1991 the other.
Timur Tabibe5e6182006-11-03 19:15:00 -06001992
wdenkc6097192002-11-03 00:24:07 +00001993- SPI Support: CONFIG_SPI
1994
1995 Enables SPI driver (so far only tested with
1996 SPI EEPROM, also an instance works with Crystal A/D and
1997 D/As on the SACSng board)
1998
wdenkc6097192002-11-03 00:24:07 +00001999 CONFIG_SOFT_SPI
2000
wdenk43d96162003-03-06 00:02:04 +00002001 Enables a software (bit-bang) SPI driver rather than
2002 using hardware support. This is a general purpose
2003 driver that only requires three general I/O port pins
2004 (two outputs, one input) to function. If this is
2005 defined, the board configuration must define several
2006 SPI configuration items (port pins to use, etc). For
2007 an example, see include/configs/sacsng.h.
wdenkc6097192002-11-03 00:24:07 +00002008
Ben Warren04a9e112008-01-16 22:37:35 -05002009 CONFIG_HARD_SPI
2010
2011 Enables a hardware SPI driver for general-purpose reads
2012 and writes. As with CONFIG_SOFT_SPI, the board configuration
2013 must define a list of chip-select function pointers.
Wolfgang Denkc0f40852011-10-26 10:21:21 +00002014 Currently supported on some MPC8xxx processors. For an
Ben Warren04a9e112008-01-16 22:37:35 -05002015 example, see include/configs/mpc8349emds.h.
2016
Heiko Schocherf659b572014-07-14 10:22:11 +02002017 CONFIG_SYS_SPI_MXC_WAIT
2018 Timeout for waiting until spi transfer completed.
2019 default: (CONFIG_SYS_HZ/100) /* 10 ms */
2020
Matthias Fuchs01335022007-12-27 17:12:34 +01002021- FPGA Support: CONFIG_FPGA
2022
2023 Enables FPGA subsystem.
2024
2025 CONFIG_FPGA_<vendor>
2026
2027 Enables support for specific chip vendors.
2028 (ALTERA, XILINX)
2029
2030 CONFIG_FPGA_<family>
2031
2032 Enables support for FPGA family.
2033 (SPARTAN2, SPARTAN3, VIRTEX2, CYCLONE2, ACEX1K, ACEX)
2034
2035 CONFIG_FPGA_COUNT
wdenkc6097192002-11-03 00:24:07 +00002036
wdenk43d96162003-03-06 00:02:04 +00002037 Specify the number of FPGA devices to support.
wdenkc6097192002-11-03 00:24:07 +00002038
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002039 CONFIG_SYS_FPGA_PROG_FEEDBACK
wdenkc6097192002-11-03 00:24:07 +00002040
wdenk8bde7f72003-06-27 21:31:46 +00002041 Enable printing of hash marks during FPGA configuration.
wdenkc6097192002-11-03 00:24:07 +00002042
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002043 CONFIG_SYS_FPGA_CHECK_BUSY
wdenkc6097192002-11-03 00:24:07 +00002044
wdenk43d96162003-03-06 00:02:04 +00002045 Enable checks on FPGA configuration interface busy
2046 status by the configuration function. This option
2047 will require a board or device specific function to
2048 be written.
wdenkc6097192002-11-03 00:24:07 +00002049
2050 CONFIG_FPGA_DELAY
2051
2052 If defined, a function that provides delays in the FPGA
2053 configuration driver.
2054
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002055 CONFIG_SYS_FPGA_CHECK_CTRLC
wdenkc6097192002-11-03 00:24:07 +00002056 Allow Control-C to interrupt FPGA configuration
2057
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002058 CONFIG_SYS_FPGA_CHECK_ERROR
wdenkc6097192002-11-03 00:24:07 +00002059
wdenk43d96162003-03-06 00:02:04 +00002060 Check for configuration errors during FPGA bitfile
2061 loading. For example, abort during Virtex II
2062 configuration if the INIT_B line goes low (which
2063 indicated a CRC error).
wdenkc6097192002-11-03 00:24:07 +00002064
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002065 CONFIG_SYS_FPGA_WAIT_INIT
wdenkc6097192002-11-03 00:24:07 +00002066
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08002067 Maximum time to wait for the INIT_B line to de-assert
2068 after PROB_B has been de-asserted during a Virtex II
wdenk43d96162003-03-06 00:02:04 +00002069 FPGA configuration sequence. The default time is 500
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002070 ms.
wdenkc6097192002-11-03 00:24:07 +00002071
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002072 CONFIG_SYS_FPGA_WAIT_BUSY
wdenkc6097192002-11-03 00:24:07 +00002073
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08002074 Maximum time to wait for BUSY to de-assert during
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002075 Virtex II FPGA configuration. The default is 5 ms.
wdenkc6097192002-11-03 00:24:07 +00002076
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002077 CONFIG_SYS_FPGA_WAIT_CONFIG
wdenkc6097192002-11-03 00:24:07 +00002078
wdenk43d96162003-03-06 00:02:04 +00002079 Time to wait after FPGA configuration. The default is
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002080 200 ms.
wdenkc6097192002-11-03 00:24:07 +00002081
2082- Configuration Management:
Stefan Roeseb2b8a692014-10-22 12:13:24 +02002083 CONFIG_BUILD_TARGET
2084
2085 Some SoCs need special image types (e.g. U-Boot binary
2086 with a special header) as build targets. By defining
2087 CONFIG_BUILD_TARGET in the SoC / board header, this
2088 special image will be automatically built upon calling
Simon Glass6de80f22016-07-27 20:33:08 -06002089 make / buildman.
Stefan Roeseb2b8a692014-10-22 12:13:24 +02002090
wdenkc6097192002-11-03 00:24:07 +00002091 CONFIG_IDENT_STRING
2092
wdenk43d96162003-03-06 00:02:04 +00002093 If defined, this string will be added to the U-Boot
2094 version information (U_BOOT_VERSION)
wdenkc6097192002-11-03 00:24:07 +00002095
2096- Vendor Parameter Protection:
2097
wdenk43d96162003-03-06 00:02:04 +00002098 U-Boot considers the values of the environment
2099 variables "serial#" (Board Serial Number) and
wdenk7152b1d2003-09-05 23:19:14 +00002100 "ethaddr" (Ethernet Address) to be parameters that
wdenk43d96162003-03-06 00:02:04 +00002101 are set once by the board vendor / manufacturer, and
2102 protects these variables from casual modification by
2103 the user. Once set, these variables are read-only,
2104 and write or delete attempts are rejected. You can
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002105 change this behaviour:
wdenkc6097192002-11-03 00:24:07 +00002106
2107 If CONFIG_ENV_OVERWRITE is #defined in your config
2108 file, the write protection for vendor parameters is
wdenk47cd00f2003-03-06 13:39:27 +00002109 completely disabled. Anybody can change or delete
wdenkc6097192002-11-03 00:24:07 +00002110 these parameters.
2111
Joe Hershberger92ac5202015-05-04 14:55:14 -05002112 Alternatively, if you define _both_ an ethaddr in the
2113 default env _and_ CONFIG_OVERWRITE_ETHADDR_ONCE, a default
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002114 Ethernet address is installed in the environment,
wdenkc6097192002-11-03 00:24:07 +00002115 which can be changed exactly ONCE by the user. [The
2116 serial# is unaffected by this, i. e. it remains
2117 read-only.]
2118
Joe Hershberger25980902012-12-11 22:16:31 -06002119 The same can be accomplished in a more flexible way
2120 for any variable by configuring the type of access
2121 to allow for those variables in the ".flags" variable
2122 or define CONFIG_ENV_FLAGS_LIST_STATIC.
2123
wdenkc6097192002-11-03 00:24:07 +00002124- Protected RAM:
2125 CONFIG_PRAM
2126
2127 Define this variable to enable the reservation of
2128 "protected RAM", i. e. RAM which is not overwritten
2129 by U-Boot. Define CONFIG_PRAM to hold the number of
2130 kB you want to reserve for pRAM. You can overwrite
2131 this default value by defining an environment
2132 variable "pram" to the number of kB you want to
2133 reserve. Note that the board info structure will
2134 still show the full amount of RAM. If pRAM is
2135 reserved, a new environment variable "mem" will
2136 automatically be defined to hold the amount of
2137 remaining RAM in a form that can be passed as boot
2138 argument to Linux, for instance like that:
2139
Wolfgang Denkfe126d82005-11-20 21:40:11 +01002140 setenv bootargs ... mem=\${mem}
wdenkc6097192002-11-03 00:24:07 +00002141 saveenv
2142
2143 This way you can tell Linux not to use this memory,
2144 either, which results in a memory region that will
2145 not be affected by reboots.
2146
2147 *WARNING* If your board configuration uses automatic
2148 detection of the RAM size, you must make sure that
2149 this memory test is non-destructive. So far, the
2150 following board configurations are known to be
2151 "pRAM-clean":
2152
Heiko Schocher5b8e76c2017-06-07 17:33:09 +02002153 IVMS8, IVML24, SPD8xx,
Wolfgang Denk1b0757e2012-10-24 02:36:15 +00002154 HERMES, IP860, RPXlite, LWMON,
Heiko Schocher2eb48ff2017-06-07 17:33:10 +02002155 FLAGADM
wdenkc6097192002-11-03 00:24:07 +00002156
Gabe Black40fef042012-12-02 04:55:18 +00002157- Access to physical memory region (> 4GB)
2158 Some basic support is provided for operations on memory not
2159 normally accessible to U-Boot - e.g. some architectures
2160 support access to more than 4GB of memory on 32-bit
2161 machines using physical address extension or similar.
2162 Define CONFIG_PHYSMEM to access this basic support, which
2163 currently only supports clearing the memory.
2164
wdenkc6097192002-11-03 00:24:07 +00002165- Error Recovery:
wdenkc6097192002-11-03 00:24:07 +00002166 CONFIG_NET_RETRY_COUNT
2167
wdenk43d96162003-03-06 00:02:04 +00002168 This variable defines the number of retries for
2169 network operations like ARP, RARP, TFTP, or BOOTP
2170 before giving up the operation. If not defined, a
2171 default value of 5 is used.
wdenkc6097192002-11-03 00:24:07 +00002172
Guennadi Liakhovetski40cb90e2008-04-03 17:04:19 +02002173 CONFIG_ARP_TIMEOUT
2174
2175 Timeout waiting for an ARP reply in milliseconds.
2176
Tetsuyuki Kobayashi48a3e992012-07-03 22:25:21 +00002177 CONFIG_NFS_TIMEOUT
2178
2179 Timeout in milliseconds used in NFS protocol.
2180 If you encounter "ERROR: Cannot umount" in nfs command,
2181 try longer timeout such as
2182 #define CONFIG_NFS_TIMEOUT 10000UL
2183
wdenkc6097192002-11-03 00:24:07 +00002184- Command Interpreter:
Wolfgang Denk8078f1a2006-10-28 02:28:02 +02002185 CONFIG_AUTO_COMPLETE
wdenk04a85b32004-04-15 18:22:41 +00002186
2187 Enable auto completion of commands using TAB.
2188
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002189 CONFIG_SYS_PROMPT_HUSH_PS2
wdenkc6097192002-11-03 00:24:07 +00002190
2191 This defines the secondary prompt string, which is
2192 printed when the command interpreter needs more input
2193 to complete a command. Usually "> ".
2194
2195 Note:
2196
wdenk8bde7f72003-06-27 21:31:46 +00002197 In the current implementation, the local variables
2198 space and global environment variables space are
2199 separated. Local variables are those you define by
2200 simply typing `name=value'. To access a local
2201 variable later on, you have write `$name' or
2202 `${name}'; to execute the contents of a variable
2203 directly type `$name' at the command prompt.
wdenkc6097192002-11-03 00:24:07 +00002204
wdenk43d96162003-03-06 00:02:04 +00002205 Global environment variables are those you use
2206 setenv/printenv to work with. To run a command stored
2207 in such a variable, you need to use the run command,
2208 and you must not use the '$' sign to access them.
wdenkc6097192002-11-03 00:24:07 +00002209
2210 To store commands and special characters in a
2211 variable, please use double quotation marks
2212 surrounding the whole text of the variable, instead
2213 of the backslashes before semicolons and special
2214 symbols.
2215
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08002216- Command Line Editing and History:
Wolfgang Denkaa0c71a2006-07-21 11:35:21 +02002217 CONFIG_CMDLINE_EDITING
2218
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002219 Enable editing and History functions for interactive
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08002220 command line input operations
Wolfgang Denkaa0c71a2006-07-21 11:35:21 +02002221
Marek Vasutf3b267b2016-01-27 04:47:55 +01002222- Command Line PS1/PS2 support:
2223 CONFIG_CMDLINE_PS_SUPPORT
2224
2225 Enable support for changing the command prompt string
2226 at run-time. Only static string is supported so far.
2227 The string is obtained from environment variables PS1
2228 and PS2.
2229
wdenka8c7c702003-12-06 19:49:23 +00002230- Default Environment:
wdenkc6097192002-11-03 00:24:07 +00002231 CONFIG_EXTRA_ENV_SETTINGS
2232
wdenk43d96162003-03-06 00:02:04 +00002233 Define this to contain any number of null terminated
2234 strings (variable = value pairs) that will be part of
wdenk7152b1d2003-09-05 23:19:14 +00002235 the default environment compiled into the boot image.
wdenk2262cfe2002-11-18 00:14:45 +00002236
wdenk43d96162003-03-06 00:02:04 +00002237 For example, place something like this in your
2238 board's config file:
wdenkc6097192002-11-03 00:24:07 +00002239
2240 #define CONFIG_EXTRA_ENV_SETTINGS \
2241 "myvar1=value1\0" \
2242 "myvar2=value2\0"
2243
wdenk43d96162003-03-06 00:02:04 +00002244 Warning: This method is based on knowledge about the
2245 internal format how the environment is stored by the
2246 U-Boot code. This is NOT an official, exported
2247 interface! Although it is unlikely that this format
wdenk7152b1d2003-09-05 23:19:14 +00002248 will change soon, there is no guarantee either.
wdenkc6097192002-11-03 00:24:07 +00002249 You better know what you are doing here.
2250
wdenk43d96162003-03-06 00:02:04 +00002251 Note: overly (ab)use of the default environment is
2252 discouraged. Make sure to check other ways to preset
Wolfgang Denk74de7ae2009-04-01 23:34:12 +02002253 the environment like the "source" command or the
wdenk43d96162003-03-06 00:02:04 +00002254 boot command first.
wdenkc6097192002-11-03 00:24:07 +00002255
Stephen Warren5e724ca2012-05-22 09:21:54 +00002256 CONFIG_ENV_VARS_UBOOT_CONFIG
2257
2258 Define this in order to add variables describing the
2259 U-Boot build configuration to the default environment.
2260 These will be named arch, cpu, board, vendor, and soc.
2261
2262 Enabling this option will cause the following to be defined:
2263
2264 - CONFIG_SYS_ARCH
2265 - CONFIG_SYS_CPU
2266 - CONFIG_SYS_BOARD
2267 - CONFIG_SYS_VENDOR
2268 - CONFIG_SYS_SOC
2269
Tom Rini7e27f892012-10-24 07:28:16 +00002270 CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
2271
2272 Define this in order to add variables describing certain
2273 run-time determined information about the hardware to the
2274 environment. These will be named board_name, board_rev.
2275
Simon Glass06fd8532012-11-30 13:01:17 +00002276 CONFIG_DELAY_ENVIRONMENT
2277
2278 Normally the environment is loaded when the board is
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08002279 initialised so that it is available to U-Boot. This inhibits
Simon Glass06fd8532012-11-30 13:01:17 +00002280 that so that the environment is not available until
2281 explicitly loaded later by U-Boot code. With CONFIG_OF_CONTROL
2282 this is instead controlled by the value of
2283 /config/load-environment.
2284
Eric Nelsonf61ec452012-01-31 10:52:08 -07002285- Serial Flash support
Simon Glass00fd59d2017-08-04 16:35:06 -06002286 Usage requires an initial 'sf probe' to define the serial
Eric Nelsonf61ec452012-01-31 10:52:08 -07002287 flash parameters, followed by read/write/erase/update
2288 commands.
2289
2290 The following defaults may be provided by the platform
2291 to handle the common case when only a single serial
2292 flash is present on the system.
2293
2294 CONFIG_SF_DEFAULT_BUS Bus identifier
2295 CONFIG_SF_DEFAULT_CS Chip-select
2296 CONFIG_SF_DEFAULT_MODE (see include/spi.h)
2297 CONFIG_SF_DEFAULT_SPEED in Hz
2298
wdenk3f85ce22004-02-23 16:11:30 +00002299
Wolfgang Denkecb0ccd2005-09-24 22:37:32 +02002300- TFTP Fixed UDP Port:
2301 CONFIG_TFTP_PORT
2302
Wolfgang Denk28cb9372005-09-24 23:25:46 +02002303 If this is defined, the environment variable tftpsrcp
Wolfgang Denkecb0ccd2005-09-24 22:37:32 +02002304 is used to supply the TFTP UDP source port value.
Wolfgang Denk28cb9372005-09-24 23:25:46 +02002305 If tftpsrcp isn't defined, the normal pseudo-random port
Wolfgang Denkecb0ccd2005-09-24 22:37:32 +02002306 number generator is used.
2307
Wolfgang Denk28cb9372005-09-24 23:25:46 +02002308 Also, the environment variable tftpdstp is used to supply
2309 the TFTP UDP destination port value. If tftpdstp isn't
2310 defined, the normal port 69 is used.
2311
2312 The purpose for tftpsrcp is to allow a TFTP server to
Wolfgang Denkecb0ccd2005-09-24 22:37:32 +02002313 blindly start the TFTP transfer using the pre-configured
2314 target IP address and UDP port. This has the effect of
2315 "punching through" the (Windows XP) firewall, allowing
2316 the remainder of the TFTP transfer to proceed normally.
2317 A better solution is to properly configure the firewall,
2318 but sometimes that is not allowed.
2319
Heiko Schocher9e50c402014-01-25 07:27:13 +01002320- bootcount support:
Heiko Schocher9e50c402014-01-25 07:27:13 +01002321 CONFIG_AT91SAM9XE
2322 enable special bootcounter support on at91sam9xe based boards.
Heiko Schocher9e50c402014-01-25 07:27:13 +01002323 CONFIG_SOC_DA8XX
2324 enable special bootcounter support on da850 based boards.
2325 CONFIG_BOOTCOUNT_RAM
2326 enable support for the bootcounter in RAM
2327 CONFIG_BOOTCOUNT_I2C
2328 enable support for the bootcounter on an i2c (like RTC) device.
2329 CONFIG_SYS_I2C_RTC_ADDR = i2c chip address
2330 CONFIG_SYS_BOOTCOUNT_ADDR = i2c addr which is used for
2331 the bootcounter.
2332 CONFIG_BOOTCOUNT_ALEN = address len
Ian Rayf31dac42017-11-08 15:35:13 +00002333 CONFIG_BOOTCOUNT_EXT
2334 enable support for the bootcounter in EXT filesystem
2335 CONFIG_SYS_BOOTCOUNT_ADDR = RAM address used for read
2336 and write.
2337 CONFIG_SYS_BOOTCOUNT_EXT_INTERFACE = interface
2338 CONFIG_SYS_BOOTCOUNT_EXT_DEVPART = device and part
2339 CONFIG_SYS_BOOTCOUNT_EXT_NAME = filename
Simon Glass19c402a2013-06-13 15:10:02 -07002340
wdenka8c7c702003-12-06 19:49:23 +00002341- Show boot progress:
wdenkc6097192002-11-03 00:24:07 +00002342 CONFIG_SHOW_BOOT_PROGRESS
2343
wdenk43d96162003-03-06 00:02:04 +00002344 Defining this option allows to add some board-
2345 specific code (calling a user-provided function
2346 "show_boot_progress(int)") that enables you to show
2347 the system's boot progress on some display (for
2348 example, some LED's) on your board. At the moment,
2349 the following checkpoints are implemented:
wdenkc6097192002-11-03 00:24:07 +00002350
Simon Glass94fd1312012-09-28 08:56:37 +00002351
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002352Legacy uImage format:
2353
wdenkc6097192002-11-03 00:24:07 +00002354 Arg Where When
2355 1 common/cmd_bootm.c before attempting to boot an image
wdenkba56f622004-02-06 23:19:44 +00002356 -1 common/cmd_bootm.c Image header has bad magic number
wdenkc6097192002-11-03 00:24:07 +00002357 2 common/cmd_bootm.c Image header has correct magic number
wdenkba56f622004-02-06 23:19:44 +00002358 -2 common/cmd_bootm.c Image header has bad checksum
wdenkc6097192002-11-03 00:24:07 +00002359 3 common/cmd_bootm.c Image header has correct checksum
wdenkba56f622004-02-06 23:19:44 +00002360 -3 common/cmd_bootm.c Image data has bad checksum
wdenkc6097192002-11-03 00:24:07 +00002361 4 common/cmd_bootm.c Image data has correct checksum
2362 -4 common/cmd_bootm.c Image is for unsupported architecture
2363 5 common/cmd_bootm.c Architecture check OK
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002364 -5 common/cmd_bootm.c Wrong Image Type (not kernel, multi)
wdenkc6097192002-11-03 00:24:07 +00002365 6 common/cmd_bootm.c Image Type check OK
2366 -6 common/cmd_bootm.c gunzip uncompression error
2367 -7 common/cmd_bootm.c Unimplemented compression type
2368 7 common/cmd_bootm.c Uncompression OK
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002369 8 common/cmd_bootm.c No uncompress/copy overwrite error
wdenkc6097192002-11-03 00:24:07 +00002370 -9 common/cmd_bootm.c Unsupported OS (not Linux, BSD, VxWorks, QNX)
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002371
2372 9 common/image.c Start initial ramdisk verification
2373 -10 common/image.c Ramdisk header has bad magic number
2374 -11 common/image.c Ramdisk header has bad checksum
2375 10 common/image.c Ramdisk header is OK
2376 -12 common/image.c Ramdisk data has bad checksum
2377 11 common/image.c Ramdisk data has correct checksum
2378 12 common/image.c Ramdisk verification complete, start loading
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002379 -13 common/image.c Wrong Image Type (not PPC Linux ramdisk)
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002380 13 common/image.c Start multifile image verification
2381 14 common/image.c No initial ramdisk, no multifile, continue.
2382
Wolfgang Denkc0f40852011-10-26 10:21:21 +00002383 15 arch/<arch>/lib/bootm.c All preparation done, transferring control to OS
wdenkc6097192002-11-03 00:24:07 +00002384
Stefan Roesea47a12b2010-04-15 16:07:28 +02002385 -30 arch/powerpc/lib/board.c Fatal error, hang the system
wdenk11dadd52004-02-27 00:07:27 +00002386 -31 post/post.c POST test failed, detected by post_output_backlog()
2387 -32 post/post.c POST test failed, detected by post_run_single()
wdenk63e73c92004-02-23 22:22:28 +00002388
Heiko Schocher566a4942007-06-22 19:11:54 +02002389 34 common/cmd_doc.c before loading a Image from a DOC device
2390 -35 common/cmd_doc.c Bad usage of "doc" command
2391 35 common/cmd_doc.c correct usage of "doc" command
2392 -36 common/cmd_doc.c No boot device
2393 36 common/cmd_doc.c correct boot device
2394 -37 common/cmd_doc.c Unknown Chip ID on boot device
2395 37 common/cmd_doc.c correct chip ID found, device available
2396 -38 common/cmd_doc.c Read Error on boot device
2397 38 common/cmd_doc.c reading Image header from DOC device OK
2398 -39 common/cmd_doc.c Image header has bad magic number
2399 39 common/cmd_doc.c Image header has correct magic number
2400 -40 common/cmd_doc.c Error reading Image from DOC device
2401 40 common/cmd_doc.c Image header has correct magic number
2402 41 common/cmd_ide.c before loading a Image from a IDE device
2403 -42 common/cmd_ide.c Bad usage of "ide" command
2404 42 common/cmd_ide.c correct usage of "ide" command
2405 -43 common/cmd_ide.c No boot device
2406 43 common/cmd_ide.c boot device found
2407 -44 common/cmd_ide.c Device not available
2408 44 common/cmd_ide.c Device available
2409 -45 common/cmd_ide.c wrong partition selected
2410 45 common/cmd_ide.c partition selected
2411 -46 common/cmd_ide.c Unknown partition table
2412 46 common/cmd_ide.c valid partition table found
2413 -47 common/cmd_ide.c Invalid partition type
2414 47 common/cmd_ide.c correct partition type
2415 -48 common/cmd_ide.c Error reading Image Header on boot device
2416 48 common/cmd_ide.c reading Image Header from IDE device OK
2417 -49 common/cmd_ide.c Image header has bad magic number
2418 49 common/cmd_ide.c Image header has correct magic number
2419 -50 common/cmd_ide.c Image header has bad checksum
2420 50 common/cmd_ide.c Image header has correct checksum
2421 -51 common/cmd_ide.c Error reading Image from IDE device
2422 51 common/cmd_ide.c reading Image from IDE device OK
2423 52 common/cmd_nand.c before loading a Image from a NAND device
2424 -53 common/cmd_nand.c Bad usage of "nand" command
2425 53 common/cmd_nand.c correct usage of "nand" command
2426 -54 common/cmd_nand.c No boot device
2427 54 common/cmd_nand.c boot device found
2428 -55 common/cmd_nand.c Unknown Chip ID on boot device
2429 55 common/cmd_nand.c correct chip ID found, device available
2430 -56 common/cmd_nand.c Error reading Image Header on boot device
2431 56 common/cmd_nand.c reading Image Header from NAND device OK
2432 -57 common/cmd_nand.c Image header has bad magic number
2433 57 common/cmd_nand.c Image header has correct magic number
2434 -58 common/cmd_nand.c Error reading Image from NAND device
2435 58 common/cmd_nand.c reading Image from NAND device OK
wdenkc6097192002-11-03 00:24:07 +00002436
Heiko Schocher566a4942007-06-22 19:11:54 +02002437 -60 common/env_common.c Environment has a bad CRC, using default
wdenkc6097192002-11-03 00:24:07 +00002438
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002439 64 net/eth.c starting with Ethernet configuration.
Heiko Schocher566a4942007-06-22 19:11:54 +02002440 -64 net/eth.c no Ethernet found.
2441 65 net/eth.c Ethernet found.
wdenk206c60c2003-09-18 10:02:25 +00002442
Heiko Schocher566a4942007-06-22 19:11:54 +02002443 -80 common/cmd_net.c usage wrong
Joe Hershbergerbc0571f2015-04-08 01:41:21 -05002444 80 common/cmd_net.c before calling net_loop()
2445 -81 common/cmd_net.c some error in net_loop() occurred
2446 81 common/cmd_net.c net_loop() back without error
Heiko Schocher566a4942007-06-22 19:11:54 +02002447 -82 common/cmd_net.c size == 0 (File with size 0 loaded)
2448 82 common/cmd_net.c trying automatic boot
Wolfgang Denk74de7ae2009-04-01 23:34:12 +02002449 83 common/cmd_net.c running "source" command
2450 -83 common/cmd_net.c some error in automatic boot or "source" command
Heiko Schocher566a4942007-06-22 19:11:54 +02002451 84 common/cmd_net.c end without errors
wdenkc6097192002-11-03 00:24:07 +00002452
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002453FIT uImage format:
2454
2455 Arg Where When
2456 100 common/cmd_bootm.c Kernel FIT Image has correct format
2457 -100 common/cmd_bootm.c Kernel FIT Image has incorrect format
2458 101 common/cmd_bootm.c No Kernel subimage unit name, using configuration
2459 -101 common/cmd_bootm.c Can't get configuration for kernel subimage
2460 102 common/cmd_bootm.c Kernel unit name specified
2461 -103 common/cmd_bootm.c Can't get kernel subimage node offset
Marian Balakowiczf773bea2008-03-12 10:35:46 +01002462 103 common/cmd_bootm.c Found configuration node
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002463 104 common/cmd_bootm.c Got kernel subimage node offset
2464 -104 common/cmd_bootm.c Kernel subimage hash verification failed
2465 105 common/cmd_bootm.c Kernel subimage hash verification OK
2466 -105 common/cmd_bootm.c Kernel subimage is for unsupported architecture
2467 106 common/cmd_bootm.c Architecture check OK
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002468 -106 common/cmd_bootm.c Kernel subimage has wrong type
2469 107 common/cmd_bootm.c Kernel subimage type OK
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002470 -107 common/cmd_bootm.c Can't get kernel subimage data/size
2471 108 common/cmd_bootm.c Got kernel subimage data/size
2472 -108 common/cmd_bootm.c Wrong image type (not legacy, FIT)
2473 -109 common/cmd_bootm.c Can't get kernel subimage type
2474 -110 common/cmd_bootm.c Can't get kernel subimage comp
2475 -111 common/cmd_bootm.c Can't get kernel subimage os
2476 -112 common/cmd_bootm.c Can't get kernel subimage load address
2477 -113 common/cmd_bootm.c Image uncompress/copy overwrite error
2478
2479 120 common/image.c Start initial ramdisk verification
2480 -120 common/image.c Ramdisk FIT image has incorrect format
2481 121 common/image.c Ramdisk FIT image has correct format
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002482 122 common/image.c No ramdisk subimage unit name, using configuration
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002483 -122 common/image.c Can't get configuration for ramdisk subimage
2484 123 common/image.c Ramdisk unit name specified
2485 -124 common/image.c Can't get ramdisk subimage node offset
2486 125 common/image.c Got ramdisk subimage node offset
2487 -125 common/image.c Ramdisk subimage hash verification failed
2488 126 common/image.c Ramdisk subimage hash verification OK
2489 -126 common/image.c Ramdisk subimage for unsupported architecture
2490 127 common/image.c Architecture check OK
2491 -127 common/image.c Can't get ramdisk subimage data/size