blob: 71d89708f1e2b8ad895214822dee6a9b6ec19523 [file] [log] [blame]
Jon Loeliger0cde4b02007-04-11 16:50:57 -05001/*
Kumar Gala7c57f3e2011-01-11 00:52:35 -06002 * Copyright 2007, 2010-2011 Freescale Semiconductor, Inc.
Jon Loeliger0cde4b02007-04-11 16:50:57 -05003 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23/*
24 * mpc8544ds board configuration file
25 *
26 */
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/* High Level Configuration Options */
31#define CONFIG_BOOKE 1 /* BOOKE */
32#define CONFIG_E500 1 /* BOOKE e500 family */
33#define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48 */
34#define CONFIG_MPC8544 1
35#define CONFIG_MPC8544DS 1
36
Wolfgang Denk2ae18242010-10-06 09:05:45 +020037#ifndef CONFIG_SYS_TEXT_BASE
38#define CONFIG_SYS_TEXT_BASE 0xfff80000
39#endif
40
Ed Swarthout837f1ba2007-07-27 01:50:51 -050041#define CONFIG_PCI 1 /* Enable PCI/PCIE */
42#define CONFIG_PCI1 1 /* PCI controller 1 */
43#define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */
44#define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */
45#define CONFIG_PCIE3 1 /* PCIE controler 3 (ULI bridge) */
46#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
Kumar Gala8ff3de62007-12-07 12:17:34 -060047#define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */
Kumar Gala0151cba2008-10-21 11:33:58 -050048#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
Jon Loeliger0cde4b02007-04-11 16:50:57 -050049
Kumar Gala4bcae9c2008-01-16 01:16:16 -060050#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
Roy Zangf6155c62009-07-09 10:05:48 +080051#define CONFIG_E1000 1 /* Defind e1000 pci Ethernet card*/
Kumar Gala4bcae9c2008-01-16 01:16:16 -060052
Ed Swarthout837f1ba2007-07-27 01:50:51 -050053#define CONFIG_TSEC_ENET /* tsec ethernet support */
Jon Loeliger0cde4b02007-04-11 16:50:57 -050054#define CONFIG_ENV_OVERWRITE
Ed Swarthout837f1ba2007-07-27 01:50:51 -050055#define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */
Jon Loeliger0cde4b02007-04-11 16:50:57 -050056
Jon Loeliger0cde4b02007-04-11 16:50:57 -050057#ifndef __ASSEMBLY__
58extern unsigned long get_board_sys_clk(unsigned long dummy);
59#endif
60#define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) /* sysclk for MPC85xx */
61
62/*
63 * These can be toggled for performance analysis, otherwise use default.
64 */
Ed Swarthout837f1ba2007-07-27 01:50:51 -050065#define CONFIG_L2_CACHE /* toggle L2 cache */
Jon Loeliger0cde4b02007-04-11 16:50:57 -050066#define CONFIG_BTB /* toggle branch predition */
Jon Loeliger0cde4b02007-04-11 16:50:57 -050067
68/*
69 * Only possible on E500 Version 2 or newer cores.
70 */
71#define CONFIG_ENABLE_36BIT_PHYS 1
72
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020073#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
74#define CONFIG_SYS_MEMTEST_END 0x00400000
Ed Swarthout837f1ba2007-07-27 01:50:51 -050075#define CONFIG_PANIC_HANG /* do not reset board on panic */
Jon Loeliger0cde4b02007-04-11 16:50:57 -050076
Timur Tabie46fedf2011-08-04 18:03:41 -050077#define CONFIG_SYS_CCSRBAR 0xe0000000
78#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
Jon Loeliger0cde4b02007-04-11 16:50:57 -050079
Kumar Gala1167a2f2008-08-26 08:02:30 -050080/* DDR Setup */
81#define CONFIG_FSL_DDR2
82#undef CONFIG_FSL_DDR_INTERACTIVE
83#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
84#define CONFIG_DDR_SPD
Jon Loeliger0cde4b02007-04-11 16:50:57 -050085
Dave Liu9b0ad1b2008-10-28 17:53:38 +080086#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
Kumar Gala1167a2f2008-08-26 08:02:30 -050087#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
88
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020089#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
90#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
Kumar Gala1167a2f2008-08-26 08:02:30 -050091#define CONFIG_VERY_BIG_RAM
92
93#define CONFIG_NUM_DDR_CONTROLLERS 1
94#define CONFIG_DIMM_SLOTS_PER_CTLR 1
95#define CONFIG_CHIP_SELECTS_PER_CTRL 2
96
97/* I2C addresses of SPD EEPROMs */
Jon Loeliger0cde4b02007-04-11 16:50:57 -050098#define SPD_EEPROM_ADDRESS 0x51 /* DDR DIMM */
99
Kumar Gala1167a2f2008-08-26 08:02:30 -0500100/* Make sure required options are set */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500101#ifndef CONFIG_SPD_EEPROM
102#error ("CONFIG_SPD_EEPROM is required")
103#endif
104
105#undef CONFIG_CLOCKS_IN_MHZ
106
107/*
108 * Memory map
109 *
110 * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable
111 *
112 * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable
113 *
114 * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable
115 *
116 * 0xe000_0000 0xe00f_ffff CCSR 1M non-cacheable
117 * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable
118 *
119 * Localbus cacheable
120 *
121 * 0xf000_0000 0xf3ff_ffff SDRAM 64M Cacheable
122 * 0xf401_0000 0xf401_3fff L1 for stack 4K Cacheable TLB0
123 *
124 * Localbus non-cacheable
125 *
126 * 0xf800_0000 0xf80f_ffff NVRAM/CADMUS (*) 1M non-cacheable
127 * 0xff00_0000 0xff7f_ffff FLASH (2nd bank) 8M non-cacheable
128 * 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M non-cacheable
129 *
130 */
131
132/*
133 * Local Bus Definitions
134 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_BOOT_BLOCK 0xfc000000 /* boot TLB */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500136
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_FLASH_BASE 0xff800000 /* start of FLASH 8M */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500138
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_BR0_PRELIM 0xff801001
140#define CONFIG_SYS_BR1_PRELIM 0xfe801001
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500141
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_OR0_PRELIM 0xff806e65
143#define CONFIG_SYS_OR1_PRELIM 0xff806e65
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500144
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500146
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_FLASH_QUIET_TEST
148#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
149#define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */
150#undef CONFIG_SYS_FLASH_CHECKSUM
151#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
152#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
Kumar Gala81e56e92008-06-09 18:55:38 -0500153#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500154
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200155#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500156
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200157#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_FLASH_CFI
159#define CONFIG_SYS_FLASH_EMPTY_INFO
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500160
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_LBC_NONCACHE_BASE 0xf8000000
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500162
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_BR2_PRELIM 0xf8201001 /* port size 16bit */
164#define CONFIG_SYS_OR2_PRELIM 0xfff06ff7 /* 1MB Compact Flash area*/
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500165
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_BR3_PRELIM 0xf8100801 /* port size 8bit */
167#define CONFIG_SYS_OR3_PRELIM 0xfff06ff7 /* 1MB PIXIS area*/
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500168
Kim Phillips7608d752007-08-21 17:00:17 -0500169#define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500170#define PIXIS_BASE 0xf8100000 /* PIXIS registers */
171#define PIXIS_ID 0x0 /* Board ID at offset 0 */
172#define PIXIS_VER 0x1 /* Board version at offset 1 */
173#define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */
174#define PIXIS_RST 0x4 /* PIXIS Reset Control register */
175#define PIXIS_AUX 0x6 /* PIXIS Auxiliary register; Scratch
176 * register */
177#define PIXIS_SPD 0x7 /* Register for SYSCLK speed */
178#define PIXIS_VCTL 0x10 /* VELA Control Register */
179#define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */
180#define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */
181#define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */
Kumar Gala6bb5b412009-07-14 22:42:01 -0500182#define PIXIS_VBOOT_FMAP 0x80 /* VBOOT - CFG_FLASHMAP */
183#define PIXIS_VBOOT_FBANK 0x40 /* VBOOT - CFG_FLASHBANK */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500184#define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */
185#define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
186#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
187#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
Andy Fleming5a8a1632008-08-31 16:33:30 -0500188#define PIXIS_VSPEED2 0x1d /* VELA VSpeed 2 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200189#define CONFIG_SYS_PIXIS_VBOOT_MASK 0x40 /* Reset altbank mask*/
Andy Fleming5a8a1632008-08-31 16:33:30 -0500190#define PIXIS_VSPEED2_TSEC1SER 0x2
191#define PIXIS_VSPEED2_TSEC3SER 0x1
192#define PIXIS_VCFGEN1_TSEC1SER 0x20
193#define PIXIS_VCFGEN1_TSEC3SER 0x40
Liu Yubff188b2008-10-10 11:40:58 +0800194#define PIXIS_VSPEED2_MASK (PIXIS_VSPEED2_TSEC1SER|PIXIS_VSPEED2_TSEC3SER)
195#define PIXIS_VCFGEN1_MASK (PIXIS_VCFGEN1_TSEC1SER|PIXIS_VCFGEN1_TSEC3SER)
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500196
197
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198#define CONFIG_SYS_INIT_RAM_LOCK 1
199#define CONFIG_SYS_INIT_RAM_ADDR 0xf4010000 /* Initial L1 address */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200200#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500201
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500202
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200203#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500205
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
207#define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500208
209/* Serial Port - controlled on board with jumper J8
210 * open - index 2
211 * shorted - index 1
212 */
213#define CONFIG_CONS_INDEX 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_NS16550
215#define CONFIG_SYS_NS16550_SERIAL
216#define CONFIG_SYS_NS16550_REG_SIZE 1
217#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500218
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_BAUDRATE_TABLE \
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500220 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
221
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200222#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
223#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500224
225/* Use the HUSH parser */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_HUSH_PARSER
227#ifdef CONFIG_SYS_HUSH_PARSER
228#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500229#endif
230
231/* pass open firmware flat tree */
Kumar Galaaddce572007-11-26 17:12:24 -0600232#define CONFIG_OF_LIBFDT 1
233#define CONFIG_OF_BOARD_SETUP 1
234#define CONFIG_OF_STDOUT_VIA_ALIAS 1
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500235
236/* I2C */
237#define CONFIG_FSL_I2C /* Use FSL common I2C driver */
238#define CONFIG_HARD_I2C /* I2C with hardware support */
239#undef CONFIG_SOFT_I2C /* I2C bit-banged */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
241#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
242#define CONFIG_SYS_I2C_SLAVE 0x7F
243#define CONFIG_SYS_I2C_NOPROBES {0x69} /* Don't probe these addrs */
244#define CONFIG_SYS_I2C_OFFSET 0x3100
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500245
246/*
247 * General PCI
248 * Memory space is mapped 1-1, but I/O space must start from 0.
249 */
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600250#define CONFIG_SYS_PCIE_VIRT 0x80000000 /* 1G PCIE TLB */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251#define CONFIG_SYS_PCIE_PHYS 0x80000000 /* 1G PCIE TLB */
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600252#define CONFIG_SYS_PCI_VIRT 0xc0000000 /* 512M PCI TLB */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253#define CONFIG_SYS_PCI_PHYS 0xc0000000 /* 512M PCI TLB */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500254
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600255#define CONFIG_SYS_PCI1_MEM_VIRT 0xc0000000
Kumar Gala10795f42008-12-02 16:08:36 -0600256#define CONFIG_SYS_PCI1_MEM_BUS 0xc0000000
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600257#define CONFIG_SYS_PCI1_MEM_PHYS 0xc0000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */
Kumar Galaaca5f012008-12-02 16:08:40 -0600259#define CONFIG_SYS_PCI1_IO_VIRT 0xe1000000
Kumar Gala5f91ef62008-12-02 16:08:37 -0600260#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200261#define CONFIG_SYS_PCI1_IO_PHYS 0xe1000000
262#define CONFIG_SYS_PCI1_IO_SIZE 0x00010000 /* 64k */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500263
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500264/* controller 2, Slot 1, tgtid 1, Base address 9000 */
Kumar Gala64a16862010-12-17 06:01:24 -0600265#define CONFIG_SYS_PCIE2_NAME "Slot 1"
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600266#define CONFIG_SYS_PCIE2_MEM_VIRT 0x80000000
Kumar Gala10795f42008-12-02 16:08:36 -0600267#define CONFIG_SYS_PCIE2_MEM_BUS 0x80000000
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600268#define CONFIG_SYS_PCIE2_MEM_PHYS 0x80000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200269#define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
Kumar Galaaca5f012008-12-02 16:08:40 -0600270#define CONFIG_SYS_PCIE2_IO_VIRT 0xe1010000
Kumar Gala5f91ef62008-12-02 16:08:37 -0600271#define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200272#define CONFIG_SYS_PCIE2_IO_PHYS 0xe1010000
273#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500274
275/* controller 1, Slot 2,tgtid 2, Base address a000 */
Kumar Gala64a16862010-12-17 06:01:24 -0600276#define CONFIG_SYS_PCIE1_NAME "Slot 2"
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600277#define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
Kumar Gala10795f42008-12-02 16:08:36 -0600278#define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600279#define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200280#define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 /* 256M */
Kumar Galaaca5f012008-12-02 16:08:40 -0600281#define CONFIG_SYS_PCIE1_IO_VIRT 0xe1020000
Kumar Gala5f91ef62008-12-02 16:08:37 -0600282#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200283#define CONFIG_SYS_PCIE1_IO_PHYS 0xe1020000
284#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500285
286/* controller 3, direct to uli, tgtid 3, Base address b000 */
Kumar Gala64a16862010-12-17 06:01:24 -0600287#define CONFIG_SYS_PCIE3_NAME "ULI"
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600288#define CONFIG_SYS_PCIE3_MEM_VIRT 0xb0000000
Kumar Gala10795f42008-12-02 16:08:36 -0600289#define CONFIG_SYS_PCIE3_MEM_BUS 0xb0000000
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600290#define CONFIG_SYS_PCIE3_MEM_PHYS 0xb0000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200291#define CONFIG_SYS_PCIE3_MEM_SIZE 0x00100000 /* 1M */
Kumar Galaaca5f012008-12-02 16:08:40 -0600292#define CONFIG_SYS_PCIE3_IO_VIRT 0xb0100000 /* reuse mem LAW */
Kumar Gala5f91ef62008-12-02 16:08:37 -0600293#define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200294#define CONFIG_SYS_PCIE3_IO_PHYS 0xb0100000 /* reuse mem LAW */
295#define CONFIG_SYS_PCIE3_IO_SIZE 0x00100000 /* 1M */
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600296#define CONFIG_SYS_PCIE3_MEM_VIRT2 0xb0200000
Kumar Gala10795f42008-12-02 16:08:36 -0600297#define CONFIG_SYS_PCIE3_MEM_BUS2 0xb0200000
Kumar Gala5af0fdd2008-12-02 16:08:39 -0600298#define CONFIG_SYS_PCIE3_MEM_PHYS2 0xb0200000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200299#define CONFIG_SYS_PCIE3_MEM_SIZE2 0x00200000 /* 1M */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500300
301#if defined(CONFIG_PCI)
302
Kumar Gala630d9bf2008-07-14 14:07:03 -0500303/*PCIE video card used*/
Kumar Galaaca5f012008-12-02 16:08:40 -0600304#define VIDEO_IO_OFFSET CONFIG_SYS_PCIE2_IO_VIRT
Kumar Gala630d9bf2008-07-14 14:07:03 -0500305
306/*PCI video card used*/
Kumar Galaaca5f012008-12-02 16:08:40 -0600307/*#define VIDEO_IO_OFFSET CONFIG_SYS_PCI1_IO_VIRT*/
Kumar Gala630d9bf2008-07-14 14:07:03 -0500308
309/* video */
310#define CONFIG_VIDEO
311
312#if defined(CONFIG_VIDEO)
313#define CONFIG_BIOSEMU
314#define CONFIG_CFB_CONSOLE
315#define CONFIG_VIDEO_SW_CURSOR
316#define CONFIG_VGA_AS_SINGLE_DEVICE
317#define CONFIG_ATI_RADEON_FB
318#define CONFIG_VIDEO_LOGO
319/*#define CONFIG_CONSOLE_CURSOR*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200320#define CONFIG_SYS_ISA_IO_BASE_ADDRESS VIDEO_IO_OFFSET
Kumar Gala630d9bf2008-07-14 14:07:03 -0500321#endif
322
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500323#define CONFIG_PCI_PNP /* do pci plug-and-play */
324
325#undef CONFIG_EEPRO100
326#undef CONFIG_TULIP
327#define CONFIG_RTL8139
328
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500329#ifndef CONFIG_PCI_PNP
Kumar Gala5f91ef62008-12-02 16:08:37 -0600330 #define PCI_ENET0_IOADDR CONFIG_SYS_PCI1_IO_BUS
331 #define PCI_ENET0_MEMADDR CONFIG_SYS_PCI1_IO_BUS
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500332 #define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */
333#endif
334
335#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
336#define CONFIG_DOS_PARTITION
337#define CONFIG_SCSI_AHCI
338
339#ifdef CONFIG_SCSI_AHCI
340#define CONFIG_SATA_ULI5288
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_SCSI_MAX_SCSI_ID 4
342#define CONFIG_SYS_SCSI_MAX_LUN 1
343#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN)
344#define CONFIG_SYS_SCSI_MAXDEVICE CONFIG_SYS_SCSI_MAX_DEVICE
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500345#endif /* SCSCI */
346
347#endif /* CONFIG_PCI */
348
349
350#if defined(CONFIG_TSEC_ENET)
351
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500352#define CONFIG_MII 1 /* MII PHY management */
353#define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */
Kim Phillips255a35772007-05-16 16:52:19 -0500354#define CONFIG_TSEC1 1
355#define CONFIG_TSEC1_NAME "eTSEC1"
356#define CONFIG_TSEC3 1
357#define CONFIG_TSEC3_NAME "eTSEC3"
Ed Swarthout837f1ba2007-07-27 01:50:51 -0500358
Liu Yubff188b2008-10-10 11:40:58 +0800359#define CONFIG_PIXIS_SGMII_CMD
Andy Fleming652f7c22008-08-31 16:33:28 -0500360#define CONFIG_FSL_SGMII_RISER 1
361#define SGMII_RISER_PHY_OFFSET 0x1c
362
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500363#define TSEC1_PHY_ADDR 0
364#define TSEC3_PHY_ADDR 1
365
Andy Fleming3a790132007-08-15 20:03:25 -0500366#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
367#define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
368
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500369#define TSEC1_PHYIDX 0
370#define TSEC3_PHYIDX 0
371
372#define CONFIG_ETHPRIME "eTSEC1"
373
374#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500375#endif /* CONFIG_TSEC_ENET */
376
377/*
378 * Environment
379 */
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200380#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200381#if CONFIG_SYS_MONITOR_BASE > 0xfff80000
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200382#define CONFIG_ENV_ADDR 0xfff80000
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500383#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200384#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x70000)
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500385#endif
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200386#define CONFIG_ENV_SIZE 0x2000
387#define CONFIG_ENV_SECT_SIZE 0x10000 /* 64K (one sector) */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500388
389#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500391
Jon Loeliger2835e512007-06-13 13:22:08 -0500392/*
Jon Loeliger659e2f62007-07-10 09:10:49 -0500393 * BOOTP options
394 */
395#define CONFIG_BOOTP_BOOTFILESIZE
396#define CONFIG_BOOTP_BOOTPATH
397#define CONFIG_BOOTP_GATEWAY
398#define CONFIG_BOOTP_HOSTNAME
399
400
401/*
Jon Loeliger2835e512007-06-13 13:22:08 -0500402 * Command line configuration.
403 */
404#include <config_cmd_default.h>
405
406#define CONFIG_CMD_PING
407#define CONFIG_CMD_I2C
408#define CONFIG_CMD_MII
Kumar Gala82ac8c92007-12-07 12:04:30 -0600409#define CONFIG_CMD_ELF
Kumar Gala1c9aa762008-09-22 23:40:42 -0500410#define CONFIG_CMD_IRQ
411#define CONFIG_CMD_SETEXPR
Becky Bruce199e2622010-06-17 11:37:25 -0500412#define CONFIG_CMD_REGINFO
Jon Loeliger2835e512007-06-13 13:22:08 -0500413
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500414#if defined(CONFIG_PCI)
Jon Loeliger2835e512007-06-13 13:22:08 -0500415 #define CONFIG_CMD_PCI
Jon Loeliger2835e512007-06-13 13:22:08 -0500416 #define CONFIG_CMD_NET
Ed Swarthout837f1ba2007-07-27 01:50:51 -0500417 #define CONFIG_CMD_SCSI
418 #define CONFIG_CMD_EXT2
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500419#endif
Jon Loeliger2835e512007-06-13 13:22:08 -0500420
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500421
422#undef CONFIG_WATCHDOG /* watchdog disabled */
423
424/*
425 * Miscellaneous configurable options
426 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200427#define CONFIG_SYS_LONGHELP /* undef to save memory */
Kim Phillips5be58f52010-07-14 19:47:18 -0500428#define CONFIG_CMDLINE_EDITING /* Command-line editing */
429#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200430#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
431#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger2835e512007-06-13 13:22:08 -0500432#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200433#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500434#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200435#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500436#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200437#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
438#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
439#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
440#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500441
442/*
443 * For booting Linux, the board info and command line data
Kumar Galaa832ac42011-04-28 10:13:41 -0500444 * have to be in the first 64 MB of memory, since this is
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500445 * the maximum mapped by the Linux kernel during initialization.
446 */
Kumar Galaa832ac42011-04-28 10:13:41 -0500447#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
448#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500449
Jon Loeliger2835e512007-06-13 13:22:08 -0500450#if defined(CONFIG_CMD_KGDB)
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500451#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
452#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
453#endif
454
455/*
456 * Environment Configuration
457 */
458
459/* The mac addresses for all ethernet interface */
460#if defined(CONFIG_TSEC_ENET)
Kumar Galaea5877e2007-08-16 11:01:21 -0500461#define CONFIG_HAS_ETH0
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500462#define CONFIG_ETHADDR 00:E0:0C:02:00:FD
463#define CONFIG_HAS_ETH1
464#define CONFIG_ETH1ADDR 00:E0:0C:02:01:FD
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500465#endif
466
467#define CONFIG_IPADDR 192.168.1.251
468
469#define CONFIG_HOSTNAME 8544ds_unknown
Joe Hershberger8b3637c2011-10-13 13:03:47 +0000470#define CONFIG_ROOTPATH "/nfs/mpc85xx"
Joe Hershbergerb3f44c22011-10-13 13:03:48 +0000471#define CONFIG_BOOTFILE "8544ds/uImage.uboot"
Ed Swarthout837f1ba2007-07-27 01:50:51 -0500472#define CONFIG_UBOOTPATH 8544ds/u-boot.bin /* TFTP server */
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500473
Kumar Gala50c03c82007-11-27 22:42:34 -0600474#define CONFIG_SERVERIP 192.168.1.1
475#define CONFIG_GATEWAYIP 192.168.1.1
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500476#define CONFIG_NETMASK 255.255.0.0
477
478#define CONFIG_LOADADDR 1000000 /*default location for tftp and bootm*/
479
480#define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */
Ed Swarthout837f1ba2007-07-27 01:50:51 -0500481#undef CONFIG_BOOTARGS /* the boot command will set bootargs*/
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500482
483#define CONFIG_BAUDRATE 115200
484
Ed Swarthout837f1ba2007-07-27 01:50:51 -0500485#define CONFIG_EXTRA_ENV_SETTINGS \
486 "netdev=eth0\0" \
487 "uboot=" MK_STR(CONFIG_UBOOTPATH) "\0" \
488 "tftpflash=tftpboot $loadaddr $uboot; " \
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200489 "protect off " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
490 "erase " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
491 "cp.b $loadaddr " MK_STR(CONFIG_SYS_TEXT_BASE) " $filesize; " \
492 "protect on " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
493 "cmp.b $loadaddr " MK_STR(CONFIG_SYS_TEXT_BASE) " $filesize\0" \
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500494 "consoledev=ttyS0\0" \
495 "ramdiskaddr=2000000\0" \
Ed Swarthout837f1ba2007-07-27 01:50:51 -0500496 "ramdiskfile=8544ds/ramdisk.uboot\0" \
Kumar Gala50c03c82007-11-27 22:42:34 -0600497 "fdtaddr=c00000\0" \
498 "fdtfile=8544ds/mpc8544ds.dtb\0" \
499 "bdev=sda3\0"
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500500
501#define CONFIG_NFSBOOTCOMMAND \
502 "setenv bootargs root=/dev/nfs rw " \
503 "nfsroot=$serverip:$rootpath " \
504 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
505 "console=$consoledev,$baudrate $othbootargs;" \
506 "tftp $loadaddr $bootfile;" \
Kumar Gala50c03c82007-11-27 22:42:34 -0600507 "tftp $fdtaddr $fdtfile;" \
508 "bootm $loadaddr - $fdtaddr"
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500509
Ed Swarthout837f1ba2007-07-27 01:50:51 -0500510#define CONFIG_RAMBOOTCOMMAND \
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500511 "setenv bootargs root=/dev/ram rw " \
512 "console=$consoledev,$baudrate $othbootargs;" \
513 "tftp $ramdiskaddr $ramdiskfile;" \
514 "tftp $loadaddr $bootfile;" \
Kumar Gala50c03c82007-11-27 22:42:34 -0600515 "tftp $fdtaddr $fdtfile;" \
516 "bootm $loadaddr $ramdiskaddr $fdtaddr"
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500517
Ed Swarthout837f1ba2007-07-27 01:50:51 -0500518#define CONFIG_BOOTCOMMAND \
519 "setenv bootargs root=/dev/$bdev rw " \
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500520 "console=$consoledev,$baudrate $othbootargs;" \
521 "tftp $loadaddr $bootfile;" \
Kumar Gala50c03c82007-11-27 22:42:34 -0600522 "tftp $fdtaddr $fdtfile;" \
523 "bootm $loadaddr - $fdtaddr"
Jon Loeliger0cde4b02007-04-11 16:50:57 -0500524
525#endif /* __CONFIG_H */