blob: 9def99f728302bd865b6fedc700c4b26169a1b54 [file] [log] [blame]
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -04001/*
2 * U-boot - Configuration file for CM-BF537U board
3 */
4
5#ifndef __CONFIG_CM_BF537U_H__
6#define __CONFIG_CM_BF537U_H__
7
8#include <asm/config-pre.h>
9
10
11/*
12 * Processor Settings
13 */
14#define CONFIG_BFIN_CPU bf537-0.2
15#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
16
17
18/*
19 * Clock Settings
20 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
21 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
22 */
23/* CONFIG_CLKIN_HZ is any value in Hz */
24#define CONFIG_CLKIN_HZ 30000000
25/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
26/* 1 = CLKIN / 2 */
27#define CONFIG_CLKIN_HALF 0
28/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
29/* 1 = bypass PLL */
30#define CONFIG_PLL_BYPASS 0
31/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
32/* Values can range from 0-63 (where 0 means 64) */
33#define CONFIG_VCO_MULT 18
34/* CCLK_DIV controls the core clock divider */
35/* Values can be 1, 2, 4, or 8 ONLY */
36#define CONFIG_CCLK_DIV 1
37/* SCLK_DIV controls the system clock divider */
38/* Values can range from 1-15 */
39#define CONFIG_SCLK_DIV 5
40/* Core voltage */
41#define CONFIG_VR_CTL_VAL (VLEV_110 | GAIN_20 | FREQ_1000)
42
43
44/*
45 * Memory Settings
46 */
47#define CONFIG_MEM_ADD_WDTH 9
48#define CONFIG_MEM_SIZE 32
49
50#define CONFIG_EBIU_SDRRC_VAL 0x3f8
51#define CONFIG_EBIU_SDGCTL_VAL 0x9111cd
52
53#define CONFIG_EBIU_AMGCTL_VAL (AMBEN_ALL)
54#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_7 | B1RAT_11 | B1HT_2 | B1ST_3 | B0WAT_7 | B0RAT_11 | B0HT_2 | B0ST_3)
55#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_7 | B3RAT_11 | B3HT_2 | B3ST_3 | B2WAT_7 | B2RAT_11 | B2HT_2 | B2ST_3)
56
57#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
58#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
59
60
61/*
62 * Network Settings
63 */
64#ifndef __ADSPBF534__
65#define ADI_CMDS_NETWORK 1
66#define CONFIG_NET_MULTI
67/* The next 3 lines are for use with SMSC on EXT-BF5xx-USB-ETH2 */
68#define CONFIG_SMC911X 1
69#define CONFIG_SMC911X_BASE 0x24000000
70#define CONFIG_SMC911X_16_BIT
71#endif
72#define CONFIG_HOSTNAME cm-bf537u
73/* Uncomment next line to use fixed MAC address */
74/* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */
75
76
77/*
78 * Flash Settings
79 */
80#define CONFIG_FLASH_CFI_DRIVER
81#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
82#define CONFIG_SYS_FLASH_BASE 0x20000000
83#define CONFIG_SYS_FLASH_CFI
84#define CONFIG_SYS_FLASH_PROTECTION
85#define CONFIG_SYS_MAX_FLASH_BANKS 1
86#define CONFIG_SYS_MAX_FLASH_SECT 35
87
88
89/*
90 * Env Storage Settings
91 */
92#define CONFIG_ENV_IS_IN_FLASH 1
93#define CONFIG_ENV_OFFSET 0x4000
94#define CONFIG_ENV_SIZE 0x2000
95#define CONFIG_ENV_SECT_SIZE 0x20000
96#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS)
97#define ENV_IS_EMBEDDED
98#else
Mike Frysinger76d82182009-07-21 22:17:36 -040099#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400100#endif
101#ifdef ENV_IS_EMBEDDED
102/* WARNING - the following is hand-optimized to fit within
103 * the sector before the environment sector. If it throws
104 * an error during compilation remove an object here to get
105 * it linked after the configuration sector.
106 */
107# define LDS_BOARD_TEXT \
Peter Tyserc6fb83d2010-04-12 22:28:13 -0500108 arch/blackfin/cpu/traps.o (.text .text.*); \
109 arch/blackfin/cpu/interrupt.o (.text .text.*); \
110 arch/blackfin/cpu/serial.o (.text .text.*); \
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400111 common/dlmalloc.o (.text .text.*); \
Peter Tyser78acc472010-04-12 22:28:05 -0500112 lib/crc32.o (.text .text.*); \
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400113 . = DEFINED(env_offset) ? env_offset : .; \
114 common/env_embedded.o (.text .text.*);
115#endif
116
117
118/*
119 * I2C Settings
120 */
121#define CONFIG_BFIN_TWI_I2C 1
122#define CONFIG_HARD_I2C 1
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400123
124
125/*
126 * Misc Settings
127 */
128#define CONFIG_BAUDRATE 115200
129#define CONFIG_MISC_INIT_R
130#define CONFIG_RTC_BFIN
131#define CONFIG_UART_CONSOLE 0
Harald Krapfenbauerfd04a052009-10-14 08:37:32 -0400132#define CONFIG_BOOTCOMMAND "run flashboot"
133#define FLASHBOOT_ENV_SETTINGS \
134 "flashboot=flread 20040000 1000000 280000;" \
135 "bootm 0x1000000\0"
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400136
137
138/*
139 * Pull in common ADI header for remaining command/environment setup
140 */
141#include <configs/bfin_adi_common.h>
142
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400143#endif