blob: 85c68900cecc5f7ca71733ffe7d4e5c2e9297847 [file] [log] [blame]
wdenk2535d602003-07-17 23:16:40 +00001/*
2 * A collection of structures, addresses, and values associated with
3 * the Motorola MPC8xxADS board. Copied from the FADS config.
4 *
5 * Copyright (c) 1998 Dan Malek (dmalek@jlc.net)
wdenk180d3f72004-01-04 16:28:35 +00006 *
7 * Modified by, Yuli Barcohen, Arabella Software Ltd., yuli@arabellasw.com
8 *
9 * Values common to all FADS family boards are in board/fads/fads.h
wdenk2535d602003-07-17 23:16:40 +000010 */
11
wdenk2535d602003-07-17 23:16:40 +000012#ifndef __CONFIG_H
13#define __CONFIG_H
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 */
wdenk2535d602003-07-17 23:16:40 +000019
20/* board type */
21#define CONFIG_MPC86xADS 1 /* new ADS */
22#define CONFIG_FADS 1 /* We are FADS compatible (more or less) */
23
Wolfgang Denk8ff02082006-03-12 01:55:43 +010024/* CPU type - pick one of these */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020025#define CONFIG_MPC866T 1
wdenk2535d602003-07-17 23:16:40 +000026#undef CONFIG_MPC866P
27#undef CONFIG_MPC859T
28#undef CONFIG_MPC859DSL
29#undef CONFIG_MPC852T
30
31#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
32#undef CONFIG_8xx_CONS_SMC2
33#undef CONFIG_8xx_CONS_NONE
34#define CONFIG_BAUDRATE 38400
wdenk2535d602003-07-17 23:16:40 +000035
Wolfgang Denk8ff02082006-03-12 01:55:43 +010036#define CONFIG_8xx_OSCLK 10000000 /* 10MHz oscillator on EXTCLK */
37#define CONFIG_8xx_CPUCLK_DEFAULT 50000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020038#define CONFIG_SYS_8xx_CPUCLK_MIN 40000000
39#define CONFIG_SYS_8xx_CPUCLK_MAX 80000000
wdenk2535d602003-07-17 23:16:40 +000040
wdenk180d3f72004-01-04 16:28:35 +000041#define CONFIG_DRAM_50MHZ 1
42#define CONFIG_SDRAM_50MHZ 1
wdenk2535d602003-07-17 23:16:40 +000043
Stefan Roesef2302d42008-08-06 14:05:38 +020044#include "../../board/fads/fads.h"
wdenk2535d602003-07-17 23:16:40 +000045
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020046#define CONFIG_SYS_OR5_PRELIM 0xFFFF8110 /* 64Kbyte address space */
47#define CONFIG_SYS_BR5_PRELIM (CONFIG_SYS_PHYDEV_ADDR | BR_PS_8 | BR_V)
wdenk11142572004-06-06 21:35:06 +000048
wdenk2535d602003-07-17 23:16:40 +000049#endif /* __CONFIG_H */