blob: 9f44b9afb86b8aa3686174903e07c3fc7d260352 [file] [log] [blame]
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +09001/*
2 * Copyright (C) 2008 Renesas Solutions Corp.
3 * Copyright (C) 2008 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
4 * Copyright (C) 2007 Kenati Technologies, Inc.
5 *
6 * board/sh7763rdp/sh7763rdp.c
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <asm/io.h>
26#include <asm/processor.h>
27
John Rigby29565322010-12-20 18:27:51 -070028DECLARE_GLOBAL_DATA_PTR;
29
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090030#define CPU_CMDREG 0xB1000006
31#define PDCR 0xffef0006
32#define PECR 0xffef0008
33#define PFCR 0xffef000a
34#define PGCR 0xffef000c
35#define PHCR 0xffef000e
36#define PJCR 0xffef0012
37#define PKCR 0xffef0014
38#define PLCR 0xffef0016
39#define PMCR 0xffef0018
40#define PSEL1 0xffef0072
41#define PSEL2 0xffef0074
42#define PSEL3 0xffef0076
43
44int checkboard(void)
45{
46 puts("BOARD: Renesas SH7763 RDP\n");
47 return 0;
48}
49
50int board_init(void)
51{
52 vu_short dat;
53
Nobuhiro Iwamatsu26209e42008-06-17 16:27:48 +090054 /* Enable mode */
55 writew(inw(CPU_CMDREG)|0x0001, CPU_CMDREG);
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090056
57 /* GPIO Setting (eth1) */
Nobuhiro Iwamatsu26209e42008-06-17 16:27:48 +090058 dat = inw(PSEL1);
59 writew(((dat & ~0xff00) | 0x2400), PSEL1);
60 writew(0, PFCR);
61 writew(0, PGCR);
62 writew(0, PHCR);
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090063
64 return 0;
65}
66
Nobuhiro Iwamatsu26209e42008-06-17 16:27:48 +090067int dram_init(void)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090068{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069 gd->bd->bi_memstart = CONFIG_SYS_SDRAM_BASE;
70 gd->bd->bi_memsize = CONFIG_SYS_SDRAM_SIZE;
71 printf("DRAM: %dMB\n", CONFIG_SYS_SDRAM_SIZE / (1024 * 1024));
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090072 return 0;
73}
74
Nobuhiro Iwamatsu26209e42008-06-17 16:27:48 +090075void led_set_state(unsigned short value)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090076{
77}