blob: 5f58b4c21bd6c1acec6c4a94fc030e9babda88b1 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Sergei Poselenov5d108ac2008-04-30 11:42:50 +02002/*
3 * (C) Copyright 2008
4 * Sergei Poselenov, Emcraft Systems, sposelenov@emcraft.com.
5 *
6 * Copyright 2004 Freescale Semiconductor.
7 * (C) Copyright 2002,2003, Motorola Inc.
8 * Xianghua Xiao, (X.Xiao@motorola.com)
9 *
10 * (C) Copyright 2002 Scott McNutt <smcnutt@artesyncp.com>
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020011 */
12
13#include <common.h>
Simon Glass3a7d5572019-08-01 09:46:42 -060014#include <env.h>
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020015#include <pci.h>
16#include <asm/processor.h>
17#include <asm/immap_85xx.h>
18#include <ioports.h>
19#include <flash.h>
Masahiro Yamadab08c8c42018-03-05 01:20:11 +090020#include <linux/libfdt.h>
Sergei Poselenove18575d2008-05-07 15:10:49 +020021#include <fdt_support.h>
Andy Fleminge1eb0e22008-06-10 18:49:34 -050022#include <asm/io.h>
u-boot@bugs.denx.defb661ea2008-09-11 15:40:01 +020023#include <i2c.h>
24#include <mb862xx.h>
25#include <video_fb.h>
Sergei Poselenov59abd152008-06-06 15:42:41 +020026#include "upm_table.h"
Detlev Zundel3e79b582008-08-15 15:42:12 +020027
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020028DECLARE_GLOBAL_DATA_PTR;
29
30extern flash_info_t flash_info[]; /* FLASH chips info */
u-boot@bugs.denx.defb661ea2008-09-11 15:40:01 +020031extern GraphicDevice mb862xx;
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020032
33void local_bus_init (void);
34ulong flash_get_size (ulong base, int banknum);
35
36int checkboard (void)
37{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020038 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
Wolfgang Denkf0c0b3a2011-05-04 10:32:28 +000039 char buf[64];
Sergei Poselenov5e1882d2008-05-27 13:47:00 +020040 int f;
Simon Glass00caae62017-08-03 12:22:12 -060041 int i = env_get_f("serial#", buf, sizeof(buf));
Wolfgang Denkf0c0b3a2011-05-04 10:32:28 +000042#ifdef CONFIG_PCI
43 char *src;
44#endif
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020045
46 puts("Board: Socrates");
Wolfgang Denkf0c0b3a2011-05-04 10:32:28 +000047 if (i > 0) {
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020048 puts(", serial# ");
Wolfgang Denkf0c0b3a2011-05-04 10:32:28 +000049 puts(buf);
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020050 }
51 putc('\n');
52
Heiko Schocher2a51fe02019-10-16 05:55:54 +020053#if defined(CONFIG_PCI) || defined(CONFIG_DM_PCI)
Andy Fleminge1eb0e22008-06-10 18:49:34 -050054 /* Check the PCI_clk sel bit */
55 if (in_be32(&gur->porpllsr) & (1<<15)) {
Sergei Poselenov5e1882d2008-05-27 13:47:00 +020056 src = "SYSCLK";
57 f = CONFIG_SYS_CLK_FREQ;
58 } else {
59 src = "PCI_CLK";
60 f = CONFIG_PCI_CLK_FREQ;
61 }
62 printf ("PCI1: 32 bit, %d MHz (%s)\n", f/1000000, src);
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020063#else
64 printf ("PCI1: disabled\n");
65#endif
66
67 /*
68 * Initialize local bus.
69 */
70 local_bus_init ();
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020071 return 0;
72}
73
74int misc_init_r (void)
75{
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020076 /*
77 * Adjust flash start and offset to detected values
78 */
79 gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
80 gd->bd->bi_flashoffset = 0;
81
82 /*
83 * Check if boot FLASH isn't max size
84 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020085 if (gd->bd->bi_flashsize < (0 - CONFIG_SYS_FLASH0)) {
Becky Brucef51cdaf2010-06-17 11:37:20 -050086 set_lbc_or(0, gd->bd->bi_flashstart |
87 (CONFIG_SYS_OR0_PRELIM & 0x00007fff));
88 set_lbc_br(0, gd->bd->bi_flashstart |
89 (CONFIG_SYS_BR0_PRELIM & 0x00007fff));
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020090
91 /*
92 * Re-check to get correct base address
93 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020094 flash_get_size(gd->bd->bi_flashstart, CONFIG_SYS_MAX_FLASH_BANKS - 1);
Sergei Poselenov5d108ac2008-04-30 11:42:50 +020095 }
96
97 /*
98 * Check if only one FLASH bank is available
99 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100 if (gd->bd->bi_flashsize != CONFIG_SYS_MAX_FLASH_BANKS * (0 - CONFIG_SYS_FLASH0)) {
Becky Brucef51cdaf2010-06-17 11:37:20 -0500101 set_lbc_or(1, 0);
102 set_lbc_br(1, 0);
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200103
104 /*
105 * Re-do flash protection upon new addresses
106 */
107 flash_protect (FLAG_PROTECT_CLEAR,
108 gd->bd->bi_flashstart, 0xffffffff,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200109 &flash_info[CONFIG_SYS_MAX_FLASH_BANKS - 1]);
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200110
111 /* Monitor protection ON by default */
112 flash_protect (FLAG_PROTECT_SET,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113 CONFIG_SYS_MONITOR_BASE, CONFIG_SYS_MONITOR_BASE + monitor_flash_len - 1,
114 &flash_info[CONFIG_SYS_MAX_FLASH_BANKS - 1]);
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200115
116 /* Environment protection ON by default */
117 flash_protect (FLAG_PROTECT_SET,
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200118 CONFIG_ENV_ADDR,
119 CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE - 1,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120 &flash_info[CONFIG_SYS_MAX_FLASH_BANKS - 1]);
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200121
122 /* Redundant environment protection ON by default */
123 flash_protect (FLAG_PROTECT_SET,
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200124 CONFIG_ENV_ADDR_REDUND,
Wolfgang Denkdfcd7f22009-05-15 00:16:03 +0200125 CONFIG_ENV_ADDR_REDUND + CONFIG_ENV_SECT_SIZE - 1,
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126 &flash_info[CONFIG_SYS_MAX_FLASH_BANKS - 1]);
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200127 }
128
Heiko Schocher2a51fe02019-10-16 05:55:54 +0200129#if defined(CONFIG_DM_PCI)
130 pci_init();
131#endif
132
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200133 return 0;
134}
135
136/*
137 * Initialize Local Bus
138 */
139void local_bus_init (void)
140{
Becky Brucef51cdaf2010-06-17 11:37:20 -0500141 volatile fsl_lbc_t *lbc = LBC_BASE_ADDR;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142 volatile ccsr_local_ecm_t *ecm = (void *)(CONFIG_SYS_MPC85xx_ECM_ADDR);
Detlev Zundel3e79b582008-08-15 15:42:12 +0200143 sys_info_t sysinfo;
144 uint clkdiv;
145 uint lbc_mhz;
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146 uint lcrr = CONFIG_SYS_LBC_LCRR;
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200147
Detlev Zundel3e79b582008-08-15 15:42:12 +0200148 get_sys_info (&sysinfo);
Trent Piephoa5d212a2008-12-03 15:16:34 -0800149 clkdiv = lbc->lcrr & LCRR_CLKDIV;
Prabhakar Kushwaha997399f2013-08-16 14:52:26 +0530150 lbc_mhz = sysinfo.freq_systembus / 1000000 / clkdiv;
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200151
Detlev Zundel3e79b582008-08-15 15:42:12 +0200152 /* Disable PLL bypass for Local Bus Clock >= 66 MHz */
153 if (lbc_mhz >= 66)
154 lcrr &= ~LCRR_DBYP; /* DLL Enabled */
155 else
156 lcrr |= LCRR_DBYP; /* DLL Bypass */
157
158 out_be32 (&lbc->lcrr, lcrr);
159 asm ("sync;isync;msync");
160
161 out_be32 (&lbc->ltesr, 0xffffffff); /* Clear LBC error interrupts */
162 out_be32 (&lbc->lteir, 0xffffffff); /* Enable LBC error interrupts */
163 out_be32 (&ecm->eedr, 0xffffffff); /* Clear ecm errors */
164 out_be32 (&ecm->eeer, 0xffffffff); /* Enable ecm errors */
165
166 /* Init UPMA for FPGA access */
167 out_be32 (&lbc->mamr, 0x44440); /* Use a customer-supplied value */
168 upmconfig (UPMA, (uint *)UPMTableA, sizeof(UPMTableA)/sizeof(int));
Anatolij Gustschine64987a2008-08-15 15:42:13 +0200169
u-boot@bugs.denx.defb661ea2008-09-11 15:40:01 +0200170 /* Init UPMB for Lime controller access */
171 out_be32 (&lbc->mbmr, 0x444440); /* Use a customer-supplied value */
172 upmconfig (UPMB, (uint *)UPMTableB, sizeof(UPMTableB)/sizeof(int));
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200173}
174
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200175#ifdef CONFIG_BOARD_EARLY_INIT_R
176int board_early_init_r (void)
177{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200178 volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
Detlev Zundel3e79b582008-08-15 15:42:12 +0200179
180 /* set and reset the GPIO pin 2 which will reset the W83782G chip */
181 out_8((unsigned char*)&gur->gpoutdr, 0x3F );
182 out_be32((unsigned int*)&gur->gpiocr, 0x200 ); /* enable GPOut */
183 udelay(200);
184 out_8( (unsigned char*)&gur->gpoutdr, 0x1F );
185
Sergei Poselenov5d108ac2008-04-30 11:42:50 +0200186 return (0);
187}
188#endif /* CONFIG_BOARD_EARLY_INIT_R */
Sergei Poselenove18575d2008-05-07 15:10:49 +0200189
Robert P. J. Day7ffe3cd2016-05-19 15:23:12 -0400190#ifdef CONFIG_OF_BOARD_SETUP
Simon Glasse895a4b2014-10-23 18:58:47 -0600191int ft_board_setup(void *blob, bd_t *bd)
Sergei Poselenove18575d2008-05-07 15:10:49 +0200192{
Detlev Zundel3e79b582008-08-15 15:42:12 +0200193 u32 val[12];
194 int rc, i = 0;
Sergei Poselenove18575d2008-05-07 15:10:49 +0200195
196 ft_cpu_setup(blob, bd);
197
Detlev Zundel3e79b582008-08-15 15:42:12 +0200198 /* Fixup NOR FLASH mapping */
199 val[i++] = 0; /* chip select number */
200 val[i++] = 0; /* always 0 */
201 val[i++] = gd->bd->bi_flashstart;
202 val[i++] = gd->bd->bi_flashsize;
203
Heiko Schocher4c65a442019-10-16 05:55:51 +0200204#if defined(CONFIG_VIDEO_MB862xx)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205 if (mb862xx.frameAdrs == CONFIG_SYS_LIME_BASE) {
Anatolij Gustschine64987a2008-08-15 15:42:13 +0200206 /* Fixup LIME mapping */
207 val[i++] = 2; /* chip select number */
208 val[i++] = 0; /* always 0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209 val[i++] = CONFIG_SYS_LIME_BASE;
210 val[i++] = CONFIG_SYS_LIME_SIZE;
Anatolij Gustschine64987a2008-08-15 15:42:13 +0200211 }
Heiko Schocher4c65a442019-10-16 05:55:51 +0200212#endif
Anatolij Gustschine64987a2008-08-15 15:42:13 +0200213
Detlev Zundel3e79b582008-08-15 15:42:12 +0200214 /* Fixup FPGA mapping */
215 val[i++] = 3; /* chip select number */
216 val[i++] = 0; /* always 0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217 val[i++] = CONFIG_SYS_FPGA_BASE;
218 val[i++] = CONFIG_SYS_FPGA_SIZE;
Sergei Poselenove18575d2008-05-07 15:10:49 +0200219
220 rc = fdt_find_and_setprop(blob, "/localbus", "ranges",
Detlev Zundel3e79b582008-08-15 15:42:12 +0200221 val, i * sizeof(u32), 1);
Sergei Poselenove18575d2008-05-07 15:10:49 +0200222 if (rc)
Detlev Zundel3e79b582008-08-15 15:42:12 +0200223 printf("Unable to update localbus ranges, err=%s\n",
Sergei Poselenove18575d2008-05-07 15:10:49 +0200224 fdt_strerror(rc));
Simon Glasse895a4b2014-10-23 18:58:47 -0600225
226 return 0;
Sergei Poselenove18575d2008-05-07 15:10:49 +0200227}
Robert P. J. Day7ffe3cd2016-05-19 15:23:12 -0400228#endif /* CONFIG_OF_BOARD_SETUP */
Anatolij Gustschine64987a2008-08-15 15:42:13 +0200229
Heiko Schocher39642ab2019-10-16 05:55:49 +0200230#if defined(CONFIG_OF_SEPARATE)
231void *board_fdt_blob_setup(void)
232{
233 void *fw_dtb;
234
235 fw_dtb = (void *)(CONFIG_SYS_TEXT_BASE - CONFIG_ENV_SECT_SIZE);
236 if (fdt_magic(fw_dtb) != FDT_MAGIC) {
237 printf("DTB is not passed via %x\n", (u32)fw_dtb);
238 return NULL;
239 }
240
241 return fw_dtb;
242}
243#endif
Heiko Schocher98beb602019-10-16 05:55:53 +0200244
245int get_serial_clock(void)
246{
247 return 333333330;
248}