blob: 049298cfa3635bb5072cfde93d4bc290362c8f65 [file] [log] [blame]
Tom Rixd8380c92009-09-27 07:47:24 -05001/*
2 * CPUAT91 by (C) Copyright 2006 Eric Benard
3 * eric@eukrea.com
4 *
5 * Configuration settings for the CPUAT91 board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
Jens Scharsig425de622010-02-03 22:45:42 +010029#define CONFIG_AT91_LEGACY
30
Tom Rixd8380c92009-09-27 07:47:24 -050031#ifdef CONFIG_CPUAT91_RAM
32#define CONFIG_SKIP_LOWLEVEL_INIT 1
33#define CONFIG_SKIP_RELOCATE_UBOOT 1
34#define CONFIG_CPUAT91 1
35#else
36#define CONFIG_BOOTDELAY 1
37#endif
38
39#define AT91C_MAIN_CLOCK 179712000
40#define AT91C_MASTER_CLOCK 59904000
41
42#define AT91_SLOW_CLOCK 32768
43
44#define CONFIG_ARM920T 1
45#define CONFIG_AT91RM9200 1
46
47#undef CONFIG_USE_IRQ
48#define USE_920T_MMU 1
49
50#define CONFIG_CMDLINE_TAG 1
51#define CONFIG_SETUP_MEMORY_TAGS 1
52#define CONFIG_INITRD_TAG 1
53
54#ifndef CONFIG_SKIP_LOWLEVEL_INIT
55#define CONFIG_SYS_USE_MAIN_OSCILLATOR 1
56/* flash */
57#define CONFIG_SYS_MC_PUIA_VAL 0x00000000
58#define CONFIG_SYS_MC_PUP_VAL 0x00000000
59#define CONFIG_SYS_MC_PUER_VAL 0x00000000
60#define CONFIG_SYS_MC_ASR_VAL 0x00000000
61#define CONFIG_SYS_MC_AASR_VAL 0x00000000
62#define CONFIG_SYS_EBI_CFGR_VAL 0x00000000
63#define CONFIG_SYS_SMC_CSR0_VAL 0x00003284 /* 16bit, 2 TDF, 4 WS */
64
65/* clocks */
66#define CONFIG_SYS_PLLAR_VAL 0x20263E04 /* 179.712000 MHz for PCK */
67#define CONFIG_SYS_PLLBR_VAL 0x10483E0E /* 48.054857 MHz for USB */
68#define CONFIG_SYS_MCKR_VAL 0x00000202 /* PCK/3 = MCK Master Clock */
69
70/* sdram */
71#define CONFIG_SYS_PIOC_ASR_VAL 0xFFFF0000 /* Configure PIOC as D16/D31 */
72#define CONFIG_SYS_PIOC_BSR_VAL 0x00000000
73#define CONFIG_SYS_PIOC_PDR_VAL 0xFFFF0000
74#define CONFIG_SYS_EBI_CSA_VAL 0x00000002 /* CS1=SDRAM */
75#define CONFIG_SYS_SDRC_CR_VAL 0x2188C155 /* set up the SDRAM */
76#define CONFIG_SYS_SDRAM 0x20000000 /* address of the SDRAM */
77#define CONFIG_SYS_SDRAM1 0x20000080 /* address of the SDRAM */
78#define CONFIG_SYS_SDRAM_VAL 0x00000000 /* value written to SDRAM */
79#define CONFIG_SYS_SDRC_MR_VAL 0x00000002 /* Precharge All */
80#define CONFIG_SYS_SDRC_MR_VAL1 0x00000004 /* refresh */
81#define CONFIG_SYS_SDRC_MR_VAL2 0x00000003 /* Load Mode Register */
82#define CONFIG_SYS_SDRC_MR_VAL3 0x00000000 /* Normal Mode */
83#define CONFIG_SYS_SDRC_TR_VAL 0x000002E0 /* Write refresh rate */
84#endif /* CONFIG_SKIP_LOWLEVEL_INIT */
85
86/* define one of these to choose the DBGU, USART0 or USART1 as console */
87#define CONFIG_AT91RM9200_USART 1
88#define CONFIG_DBGU 1
89#undef CONFIG_USART0
90#undef CONFIG_USART1
91
92#define CONFIG_HARD_I2C 1
93
94#if defined(CONFIG_HARD_I2C)
95#define CONFIG_SYS_I2C_SPEED 50000
96#define CONFIG_SYS_I2C_SLAVE 0
97#define CONFIG_SYS_I2C_EEPROM_ADDR 0x54
98#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
99#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 1
100#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
101#endif
102
103#define CONFIG_BOOTP_BOOTFILESIZE 1
104#define CONFIG_BOOTP_BOOTPATH 1
105#define CONFIG_BOOTP_GATEWAY 1
106#define CONFIG_BOOTP_HOSTNAME 1
107
108#include <config_cmd_default.h>
109
110#define CONFIG_CMD_DHCP 1
111#define CONFIG_CMD_PING 1
112#define CONFIG_CMD_MII 1
113#define CONFIG_CMD_CACHE 1
114#undef CONFIG_CMD_USB
115#undef CONFIG_CMD_FPGA
116#undef CONFIG_CMD_IMI
117#undef CONFIG_CMD_LOADS
118#undef CONFIG_CMD_NFS
119
120#if defined(CONFIG_HARD_I2C)
121#define CONFIG_CMD_EEPROM 1
122#define CONFIG_CMD_I2C 1
123#endif
124
125#define CONFIG_NR_DRAM_BANKS 1
126#define PHYS_SDRAM 0x20000000
127#define PHYS_SDRAM_SIZE 0x02000000
128
129#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
130#define CONFIG_SYS_MEMTEST_END \
131 (CONFIG_SYS_MEMTEST_START + PHYS_SDRAM_SIZE - 512 * 1024)
132
Jens Scharsigc041e9d2010-01-23 12:03:45 +0100133#define CONFIG_NET_MULTI 1
Jens Scharsigc041e9d2010-01-23 12:03:45 +0100134#define CONFIG_DRIVER_AT91EMAC 1
135#define CONFIG_SYS_RX_ETH_BUFFER 8
Eric BĂ©nard836cd452010-06-21 09:40:43 +0200136#define CONFIG_RMII 1
137#define CONFIG_MII 1
138#define CONFIG_DRIVER_AT91EMAC_PHYADDR 1
Tom Rixd8380c92009-09-27 07:47:24 -0500139#define CONFIG_NET_RETRY_COUNT 20
Tom Rixd8380c92009-09-27 07:47:24 -0500140#define CONFIG_KS8721_PHY 1
141
142#define CONFIG_SYS_FLASH_CFI 1
143#define CONFIG_FLASH_CFI_DRIVER 1
144#define CONFIG_SYS_FLASH_EMPTY_INFO 1
145#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
146#define CONFIG_SYS_MAX_FLASH_BANKS 1
147#define CONFIG_SYS_FLASH_PROTECTION 1
148#define PHYS_FLASH_1 0x10000000
149#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
150#define CONFIG_SYS_MAX_FLASH_SECT 128
151
152#if defined(CONFIG_CMD_USB)
153#define CONFIG_USB_OHCI_NEW 1
154#define CONFIG_USB_STORAGE 1
155#define CONFIG_DOS_PARTITION 1
156#define CONFIG_AT91C_PQFP_UHPBU 1
157#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
158#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
159#define CONFIG_SYS_USB_OHCI_REGS_BASE AT91_USB_HOST_BASE
160#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91rm9200"
161#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
162#endif
163
164#define CONFIG_ENV_IS_IN_FLASH 1
165#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x20000)
166#define CONFIG_ENV_SIZE 0x20000
167#define CONFIG_ENV_SECT_SIZE 0x20000
168
169#define CONFIG_SYS_LOAD_ADDR 0x21000000
170
171#define CONFIG_BAUDRATE 115200
172#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 57600, 38400, 19200, 9600 }
173
174#define CONFIG_SYS_PROMPT "CPUAT91=> "
175#define CONFIG_SYS_CBSIZE 256
176#define CONFIG_SYS_MAXARGS 32
177#define CONFIG_SYS_PBSIZE \
178 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
179#define CONFIG_CMDLINE_EDITING 1
180#define CONFIG_SYS_LONGHELP 1
181
182#define CONFIG_SYS_HZ 1000
183#define CONFIG_SYS_HZ_CLOCK (AT91C_MASTER_CLOCK / 2)
184
185#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
186#define CONFIG_SYS_GBL_DATA_SIZE 128
187#define CONFIG_STACKSIZE (32 * 1024)
188
189#if defined(CONFIG_USE_IRQ)
190#error CONFIG_USE_IRQ not supported
191#endif
192
193#define CONFIG_DEVICE_NULLDEV 1
194#define CONFIG_SILENT_CONSOLE 1
195
196#define CONFIG_AUTOBOOT_KEYED 1
Eric Benard513bbe12009-10-12 10:15:39 +0200197#define CONFIG_AUTOBOOT_PROMPT \
198 "Press SPACE to abort autoboot\n"
Tom Rixd8380c92009-09-27 07:47:24 -0500199#define CONFIG_AUTOBOOT_STOP_STR " "
200#define CONFIG_AUTOBOOT_DELAY_STR "d"
201
202#define CONFIG_VERSION_VARIABLE 1
203
204#define MTDIDS_DEFAULT "nor0=physmap-flash.0"
205#define MTDPARTS_DEFAULT \
206 "mtdparts=physmap-flash.0:" \
207 "128k(u-boot)ro," \
208 "128k(u-boot-env)," \
209 "1408k(kernel)," \
210 "-(rootfs)"
211
212#define CONFIG_BOOTARGS \
213 "root=/dev/mtdblock3 rootfstype=jffs2 console=ttyS0,115200"
214
215#define CONFIG_BOOTCOMMAND "run flashboot"
216
217#define CONFIG_EXTRA_ENV_SETTINGS \
218 "mtdid=" MTDIDS_DEFAULT "\0" \
219 "mtdparts=" MTDPARTS_DEFAULT "\0" \
220 "flub=tftp 21000000 cpuat91/u-boot.bin; protect off 10000000 " \
221 "1001FFFF; erase 10000000 1001FFFF; cp.b 21000000 " \
222 "10000000 ${filesize}\0" \
223 "flui=tftp 21000000 cpuat91/uImage; protect off 10040000 " \
224 "1019ffff; erase 10040000 1019ffff; cp.b 21000000 " \
225 "10040000 ${filesize}\0" \
226 "flrfs=tftp 21000000 cpuat91/rootfs.jffs2; protect off " \
227 "101a0000 10ffffff; erase 101a0000 10ffffff; cp.b " \
228 "21000000 101A0000 ${filesize}\0" \
229 "ramargs=setenv bootargs $(bootargs) $(mtdparts)\0" \
230 "flashboot=run ramargs;bootm 10040000\0" \
231 "netboot=run ramargs;tftpboot 21000000 cpuat91/uImage;" \
232 "bootm 21000000\0"
233#endif /* __CONFIG_H */