blob: 12ee6eb80434130eeeada1a9739e027b8d3580f1 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Thomas Chouc8a7ba92015-10-09 13:46:34 +08002/*
3 * Copyright (C) 2015 Thomas Chou <thomas@wytron.com.tw>
Thomas Chouc8a7ba92015-10-09 13:46:34 +08004 */
5
6#include <common.h>
7#include <dm.h>
Mugunthan V Nc8336972016-01-16 21:33:58 +05308#include <dm/lists.h>
9#include <dm/device-internal.h>
Philipp Tomsichb61e8b02017-09-11 22:04:10 +020010#include <dm/root.h>
Zakharov Vlada5acafb2016-12-09 17:18:32 +030011#include <clk.h>
Thomas Chouc8a7ba92015-10-09 13:46:34 +080012#include <errno.h>
13#include <timer.h>
14
Bin Meng579eb5a2015-11-13 00:11:15 -080015DECLARE_GLOBAL_DATA_PTR;
16
Thomas Chouc8a7ba92015-10-09 13:46:34 +080017/*
Bin Meng435ae762015-11-13 00:11:14 -080018 * Implement a timer uclass to work with lib/time.c. The timer is usually
Bin Meng9ca07eb2015-11-24 13:31:17 -070019 * a 32/64 bits free-running up counter. The get_rate() method is used to get
Thomas Chouc8a7ba92015-10-09 13:46:34 +080020 * the input clock frequency of the timer. The get_count() method is used
Bin Meng9ca07eb2015-11-24 13:31:17 -070021 * to get the current 64 bits count value. If the hardware is counting down,
Thomas Chouc8a7ba92015-10-09 13:46:34 +080022 * the value should be inversed inside the method. There may be no real
23 * tick, and no timer interrupt.
24 */
25
Simon Glass4f051822016-02-24 09:14:48 -070026int notrace timer_get_count(struct udevice *dev, u64 *count)
Thomas Chouc8a7ba92015-10-09 13:46:34 +080027{
28 const struct timer_ops *ops = device_get_ops(dev);
29
30 if (!ops->get_count)
31 return -ENOSYS;
32
33 return ops->get_count(dev, count);
34}
35
Simon Glass4f051822016-02-24 09:14:48 -070036unsigned long notrace timer_get_rate(struct udevice *dev)
Thomas Chouc8a7ba92015-10-09 13:46:34 +080037{
Simon Glass4f051822016-02-24 09:14:48 -070038 struct timer_dev_priv *uc_priv = dev->uclass_priv;
Thomas Chouc8a7ba92015-10-09 13:46:34 +080039
40 return uc_priv->clock_rate;
41}
42
Bin Meng579eb5a2015-11-13 00:11:15 -080043static int timer_pre_probe(struct udevice *dev)
44{
Philipp Tomsichb1a16002017-07-28 17:19:58 +020045#if !CONFIG_IS_ENABLED(OF_PLATDATA)
Bin Meng579eb5a2015-11-13 00:11:15 -080046 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
Zakharov Vlada5acafb2016-12-09 17:18:32 +030047 struct clk timer_clk;
48 int err;
49 ulong ret;
Bin Meng579eb5a2015-11-13 00:11:15 -080050
Zakharov Vlada5acafb2016-12-09 17:18:32 +030051 err = clk_get_by_index(dev, 0, &timer_clk);
52 if (!err) {
53 ret = clk_get_rate(&timer_clk);
54 if (IS_ERR_VALUE(ret))
55 return ret;
56 uc_priv->clock_rate = ret;
Philipp Tomsichb61e8b02017-09-11 22:04:10 +020057 } else {
58 uc_priv->clock_rate =
59 dev_read_u32_default(dev, "clock-frequency", 0);
60 }
Philipp Tomsichb1a16002017-07-28 17:19:58 +020061#endif
Bin Meng579eb5a2015-11-13 00:11:15 -080062
63 return 0;
64}
65
Stephen Warren0a7edce2016-01-06 10:33:03 -070066static int timer_post_probe(struct udevice *dev)
67{
68 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
69
70 if (!uc_priv->clock_rate)
71 return -EINVAL;
72
73 return 0;
74}
75
Bin Meng9ca07eb2015-11-24 13:31:17 -070076u64 timer_conv_64(u32 count)
77{
78 /* increment tbh if tbl has rolled over */
79 if (count < gd->timebase_l)
80 gd->timebase_h++;
81 gd->timebase_l = count;
82 return ((u64)gd->timebase_h << 32) | gd->timebase_l;
83}
84
Mugunthan V Nc8336972016-01-16 21:33:58 +053085int notrace dm_timer_init(void)
86{
Mugunthan V Nc8336972016-01-16 21:33:58 +053087 struct udevice *dev = NULL;
Philipp Tomsichb61e8b02017-09-11 22:04:10 +020088 __maybe_unused ofnode node;
Mugunthan V Nc8336972016-01-16 21:33:58 +053089 int ret;
90
91 if (gd->timer)
92 return 0;
93
Philipp Tomsichaf823152017-09-11 22:04:11 +020094 /*
95 * Directly access gd->dm_root to suppress error messages, if the
96 * virtual root driver does not yet exist.
97 */
98 if (gd->dm_root == NULL)
99 return -EAGAIN;
100
Philipp Tomsichb1a16002017-07-28 17:19:58 +0200101#if !CONFIG_IS_ENABLED(OF_PLATDATA)
Mugunthan V Nc8336972016-01-16 21:33:58 +0530102 /* Check for a chosen timer to be used for tick */
Philipp Tomsichb61e8b02017-09-11 22:04:10 +0200103 node = ofnode_get_chosen_node("tick-timer");
104
105 if (ofnode_valid(node) &&
106 uclass_get_device_by_ofnode(UCLASS_TIMER, node, &dev)) {
107 /*
108 * If the timer is not marked to be bound before
109 * relocation, bind it anyway.
110 */
Bin Meng8d773c42018-10-10 22:06:58 -0700111 if (!lists_bind_fdt(dm_root(), node, &dev, false)) {
Philipp Tomsichb61e8b02017-09-11 22:04:10 +0200112 ret = device_probe(dev);
113 if (ret)
114 return ret;
115 }
116 }
Philipp Tomsichb1a16002017-07-28 17:19:58 +0200117#endif
Philipp Tomsichb61e8b02017-09-11 22:04:10 +0200118
119 if (!dev) {
120 /* Fall back to the first available timer */
Simon Glass3f603cb2016-02-11 13:23:26 -0700121 ret = uclass_first_device_err(UCLASS_TIMER, &dev);
Mugunthan V Nc8336972016-01-16 21:33:58 +0530122 if (ret)
123 return ret;
Mugunthan V Nc8336972016-01-16 21:33:58 +0530124 }
125
126 if (dev) {
127 gd->timer = dev;
128 return 0;
129 }
130
131 return -ENODEV;
132}
133
Thomas Chouc8a7ba92015-10-09 13:46:34 +0800134UCLASS_DRIVER(timer) = {
135 .id = UCLASS_TIMER,
136 .name = "timer",
Bin Meng579eb5a2015-11-13 00:11:15 -0800137 .pre_probe = timer_pre_probe,
Mugunthan V Na5d80112015-12-24 16:08:06 +0530138 .flags = DM_UC_FLAG_SEQ_ALIAS,
Stephen Warren0a7edce2016-01-06 10:33:03 -0700139 .post_probe = timer_post_probe,
Thomas Chouc8a7ba92015-10-09 13:46:34 +0800140 .per_device_auto_alloc_size = sizeof(struct timer_dev_priv),
141};