blob: 0a704cb2481f7a5303548ab3a60d031b2be0ac57 [file] [log] [blame]
wdenk3d3befa2004-03-14 15:06:13 +00001/*
2 * (C) Copyright 2003
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuation settings for the TI OMAP Innovator board.
6 *
7 * (C) Copyright 2004
8 * ARM Ltd.
9 * Philippe Robin, <philippe.robin@arm.com>
10 * Configuration for Integrator AP board.
11 *.
12 * See file CREDITS for list of people who contributed to this
13 * project.
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * MA 02111-1307 USA
29 */
Wolfgang Denkfe7eb5d2005-09-25 02:00:47 +020030
wdenk3d3befa2004-03-14 15:06:13 +000031#ifndef __CONFIG_H
32#define __CONFIG_H
Linus Walleij23b3ae02011-08-12 00:28:57 +000033
34#define CONFIG_INTEGRATOR
35#define CONFIG_ARCH_INTEGRATOR
wdenk3d3befa2004-03-14 15:06:13 +000036/*
37 * High Level Configuration Options
38 * (easy to change)
39 */
Linus Walleija4c15c02011-11-09 06:14:20 +000040#define CONFIG_SYS_TEXT_BASE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020041#define CONFIG_SYS_MEMTEST_START 0x100000
42#define CONFIG_SYS_MEMTEST_END 0x10000000
43#define CONFIG_SYS_HZ 1000
44#define CONFIG_SYS_HZ_CLOCK 24000000 /* Timer 1 is clocked at 24Mhz */
45#define CONFIG_SYS_TIMERBASE 0x13000100 /* Timer1 */
wdenk3d3befa2004-03-14 15:06:13 +000046
47#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
48#define CONFIG_SETUP_MEMORY_TAGS 1
49#define CONFIG_MISC_INIT_R 1 /* call misc_init_r during start up */
Wolfgang Denk0148e8c2005-09-25 16:22:14 +020050
Jean-Christophe PLAGNIOL-VILLARD8fc3bb42009-05-15 23:45:20 +020051#define CONFIG_SKIP_LOWLEVEL_INIT
Wolfgang Denk716c1dc2005-09-25 18:49:35 +020052#define CONFIG_CM_INIT 1
53#define CONFIG_CM_REMAP 1
Linus Walleij26c82632011-07-25 01:50:08 +000054#define CONFIG_CM_SPD_DETECT
Wolfgang Denk0148e8c2005-09-25 16:22:14 +020055
wdenk3d3befa2004-03-14 15:06:13 +000056/*
57 * Size of malloc() pool
58 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
wdenk3d3befa2004-03-14 15:06:13 +000060
61/*
62 * PL010 Configuration
63 */
Andreas Engel48d01922008-09-08 14:30:53 +020064#define CONFIG_PL010_SERIAL
wdenk3d3befa2004-03-14 15:06:13 +000065#define CONFIG_CONS_INDEX 0
Wolfgang Denk716c1dc2005-09-25 18:49:35 +020066#define CONFIG_BAUDRATE 38400
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020067#define CONFIG_PL01x_PORTS { (void *) (CONFIG_SYS_SERIAL0), (void *) (CONFIG_SYS_SERIAL1) }
68#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
69#define CONFIG_SYS_SERIAL0 0x16000000
70#define CONFIG_SYS_SERIAL1 0x17000000
wdenk3d3befa2004-03-14 15:06:13 +000071
wdenk3d3befa2004-03-14 15:06:13 +000072
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -050073/*
Jon Loeliger079a1362007-07-10 10:12:10 -050074 * BOOTP options
75 */
76#define CONFIG_BOOTP_BOOTFILESIZE
77#define CONFIG_BOOTP_BOOTPATH
78#define CONFIG_BOOTP_GATEWAY
79#define CONFIG_BOOTP_HOSTNAME
80
81
82/*
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -050083 * Command line configuration.
84 */
Linus Walleij24587162012-01-30 13:49:34 +000085#include <config_cmd_default.h>
wdenk3d3befa2004-03-14 15:06:13 +000086
Wolfgang Denk716c1dc2005-09-25 18:49:35 +020087#define CONFIG_BOOTDELAY 2
Linus Walleijbc87d762011-07-25 01:51:37 +000088#define CONFIG_BOOTARGS "root=/dev/mtdblock0 console=ttyAM0 console=tty"
Wolfgang Denk716c1dc2005-09-25 18:49:35 +020089#define CONFIG_BOOTCOMMAND ""
wdenk3d3befa2004-03-14 15:06:13 +000090
91/*
92 * Miscellaneous configurable options
93 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020094#define CONFIG_SYS_LONGHELP /* undef to save memory */
Linus Walleije0057542011-07-25 01:50:47 +000095#define CONFIG_SYS_HUSH_PARSER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020096#define CONFIG_SYS_PROMPT "Integrator-AP # " /* Monitor Command Prompt */
Linus Walleije0057542011-07-25 01:50:47 +000097#define CONFIG_SYS_PROMPT_HUSH_PS2 "# "
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020098#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk3d3befa2004-03-14 15:06:13 +000099/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
101#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
102#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk3d3befa2004-03-14 15:06:13 +0000103
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104#define CONFIG_SYS_LOAD_ADDR 0x7fc0 /* default load address */
wdenk3d3befa2004-03-14 15:06:13 +0000105
106/*-----------------------------------------------------------------------
107 * Stack sizes
108 *
109 * The stack sizes are set up in start.S using the settings below
110 */
111#define CONFIG_STACKSIZE (128*1024) /* regular stack */
112#ifdef CONFIG_USE_IRQ
113#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
114#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
115#endif
116
117/*-----------------------------------------------------------------------
118 * Physical Memory Map
119 */
Wolfgang Denk716c1dc2005-09-25 18:49:35 +0200120#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
121#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
wdenk3d3befa2004-03-14 15:06:13 +0000122#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
Linus Walleija46877c2011-07-25 01:49:36 +0000123#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
124#define CONFIG_SYS_INIT_RAM_SIZE PHYS_SDRAM_1_SIZE
125#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_SDRAM_BASE + \
126 CONFIG_SYS_INIT_RAM_SIZE - \
127 GENERATED_GBL_DATA_SIZE)
128#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_GBL_DATA_OFFSET
wdenk3d3befa2004-03-14 15:06:13 +0000129
Jean-Christophe PLAGNIOL-VILLARD46937b22009-05-17 00:58:36 +0200130#define CONFIG_SYS_FLASH_BASE 0x24000000
wdenk3d3befa2004-03-14 15:06:13 +0000131
132/*-----------------------------------------------------------------------
133 * FLASH and environment organization
134 */
Jean-Christophe PLAGNIOL-VILLARD46937b22009-05-17 00:58:36 +0200135#define CONFIG_SYS_FLASH_CFI 1
136#define CONFIG_FLASH_CFI_DRIVER 1
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200137#define CONFIG_ENV_IS_NOWHERE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
wdenk3d3befa2004-03-14 15:06:13 +0000139/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
141#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
142#define CONFIG_SYS_MAX_FLASH_SECT 128
Jean-Christophe PLAGNIOL-VILLARD46937b22009-05-17 00:58:36 +0200143#define CONFIG_ENV_SIZE 32768
wdenk3d3befa2004-03-14 15:06:13 +0000144
wdenk3d3befa2004-03-14 15:06:13 +0000145
146/*-----------------------------------------------------------------------
147 * PCI definitions
148 */
149
Linus Walleij24587162012-01-30 13:49:34 +0000150#define CONFIG_PCI
151#define CONFIG_CMD_PCI
152#define CONFIG_PCI_PNP
wdenk3d3befa2004-03-14 15:06:13 +0000153
Linus Walleij24587162012-01-30 13:49:34 +0000154#define CONFIG_NET_MULTI
155#define CONFIG_TULIP
wdenk3d3befa2004-03-14 15:06:13 +0000156#define CONFIG_EEPRO100
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
wdenk3d3befa2004-03-14 15:06:13 +0000158
wdenk3d3befa2004-03-14 15:06:13 +0000159
Wolfgang Denk74f43042005-09-25 01:48:28 +0200160/*-----------------------------------------------------------------------
161 * There are various dependencies on the core module (CM) fitted
162 * Users should refer to their CM user guide
163 * - when porting adjust u-boot/Makefile accordingly
164 * to define the necessary CONFIG_ s for the CM involved
165 * see e.g. integratorcp_CM926EJ-S_config
166 */
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200167#include "armcoremodule.h"
Wolfgang Denk74f43042005-09-25 01:48:28 +0200168
Wolfgang Denk716c1dc2005-09-25 18:49:35 +0200169#endif /* __CONFIG_H */