blob: cc54efec99251ecf1609a4aa9bbe02349880f213 [file] [log] [blame]
Chris Packhamc0def242016-09-22 12:56:14 +12001/*
2 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_DB_88F6820_AMC_H
8#define _CONFIG_DB_88F6820_AMC_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
13
Chris Packhamc0def242016-09-22 12:56:14 +120014/*
15 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
16 * for DDR ECC byte filling in the SPL before loading the main
17 * U-Boot into it.
18 */
Chris Packhamc0def242016-09-22 12:56:14 +120019#define CONFIG_SYS_TCLK 200000000 /* 200MHz */
20
21/*
22 * Commands configuration
23 */
Chris Packhamc0def242016-09-22 12:56:14 +120024
Chris Packhamc0def242016-09-22 12:56:14 +120025/* SPI NOR flash default params, used by sf commands */
26#define CONFIG_SF_DEFAULT_BUS 1
27#define CONFIG_SF_DEFAULT_SPEED 1000000
28#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
29
Chris Packhamc0def242016-09-22 12:56:14 +120030/* USB/EHCI configuration */
31#define CONFIG_EHCI_IS_TDI
32
33/* Environment in SPI NOR flash */
Chris Packhamc0def242016-09-22 12:56:14 +120034#define CONFIG_ENV_SPI_BUS 1
35#define CONFIG_ENV_OFFSET (1 << 20) /* 1MiB in */
36#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
37#define CONFIG_ENV_SECT_SIZE (256 << 10) /* 256KiB sectors */
38
39#define CONFIG_PHY_MARVELL /* there is a marvell phy */
40#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
41
42/* PCIe support */
43#ifndef CONFIG_SPL_BUILD
Chris Packhamc0def242016-09-22 12:56:14 +120044#define CONFIG_PCI_MVEBU
Chris Packhamc0def242016-09-22 12:56:14 +120045#define CONFIG_PCI_SCAN_SHOW
46#endif
47
Chris Packham42f75052016-09-22 12:56:15 +120048/* NAND */
49#define CONFIG_SYS_NAND_USE_FLASH_BBT
50#define CONFIG_SYS_NAND_ONFI_DETECTION
51
Chris Packhamc0def242016-09-22 12:56:14 +120052/* Keep device tree and initrd in lower memory so the kernel can access them */
53#define CONFIG_EXTRA_ENV_SETTINGS \
54 "fdt_high=0x10000000\0" \
55 "initrd_high=0x10000000\0"
56
57/* SPL */
58/*
59 * Select the boot device here
60 *
61 * Currently supported are:
62 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
63 *
64 * MMC is not populated on this board.
65 * NAND support may be added in the future.
66 */
67#define SPL_BOOT_SPI_NOR_FLASH 1
68#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SPI_NOR_FLASH
69
70/* Defines for SPL */
Chris Packhamc0def242016-09-22 12:56:14 +120071#define CONFIG_SPL_SIZE (140 << 10)
72#define CONFIG_SPL_TEXT_BASE 0x40000030
73#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
74
75#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
76#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
77
78#ifdef CONFIG_SPL_BUILD
79#define CONFIG_SYS_MALLOC_SIMPLE
80#endif
81
82#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
83#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
84
85#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SPI_NOR_FLASH
86/* SPL related SPI defines */
Chris Packhamc0def242016-09-22 12:56:14 +120087#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x24000
88#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
89#endif
90
91/*
92 * mv-common.h should be defined after CMD configs since it used them
93 * to enable certain macros
94 */
95#include "mv-common.h"
96#undef CONFIG_SYS_MAXARGS
97#define CONFIG_SYS_MAXARGS 96
98
99#endif /* _CONFIG_DB_88F6820_AMC_H */