blob: f7922980c8beb7d674ef37c7461d5d819cb7b5ca [file] [log] [blame]
Marek Vasut18a00df2010-03-07 23:35:48 +01001/*
2 * (C) Copyright 2004
3 * Robert Whaley, Applied Data Systems, Inc. rwhaley@applieddata.net
4 *
5 * (C) Copyright 2002
6 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
7 *
8 * (C) Copyright 2002
9 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
10 * Marius Groeger <mgroeger@sysgo.de>
11 *
12 * See file CREDITS for list of people who contributed to this
13 * project.
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * MA 02111-1307 USA
29 */
30
31#include <common.h>
32#include <asm/arch/hardware.h>
Marek Vasutc7e61332010-08-08 15:55:51 +020033#include <netdev.h>
Marek Vasut3ba8bf72010-09-09 09:50:39 +020034#include <serial.h>
35#include <asm/io.h>
Marek Vasut18a00df2010-03-07 23:35:48 +010036
37DECLARE_GLOBAL_DATA_PTR;
38
39/* ------------------------------------------------------------------------- */
40
41/*
42 * Miscelaneous platform dependent initialisations
43 */
44extern struct serial_device serial_ffuart_device;
45extern struct serial_device serial_btuart_device;
46extern struct serial_device serial_stuart_device;
47
48struct serial_device *default_serial_console (void)
49{
50 return &serial_ffuart_device;
51}
52
53int board_init (void)
54{
55 /* memory and cpu-speed are setup before relocation */
56 /* so we do _nothing_ here */
57
58 /* arch number of vpac270 */
59 gd->bd->bi_arch_number = MACH_TYPE_VPAC270;
60
61 /* adress of boot parameters */
62 gd->bd->bi_boot_params = 0xa0000100;
63
64 return 0;
65}
66
67int dram_init (void)
68{
69 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
70 gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
71
72 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
73 gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
74
75 return 0;
76}
77
78int usb_board_init(void)
79{
Marek Vasut3ba8bf72010-09-09 09:50:39 +020080 writel((UHCHR | UHCHR_PCPL | UHCHR_PSPL) &
81 ~(UHCHR_SSEP0 | UHCHR_SSEP1 | UHCHR_SSEP2 | UHCHR_SSE),
82 UHCHR);
Marek Vasut18a00df2010-03-07 23:35:48 +010083
Marek Vasut3ba8bf72010-09-09 09:50:39 +020084 writel(readl(UHCHR) | UHCHR_FSBIR, UHCHR);
Marek Vasut18a00df2010-03-07 23:35:48 +010085
Marek Vasut3ba8bf72010-09-09 09:50:39 +020086 while (readl(UHCHR) & UHCHR_FSBIR)
87 ;
Marek Vasut18a00df2010-03-07 23:35:48 +010088
Marek Vasut3ba8bf72010-09-09 09:50:39 +020089 writel(readl(UHCHR) & ~UHCHR_SSE, UHCHR);
90 writel((UHCHIE_UPRIE | UHCHIE_RWIE), UHCHIE);
Marek Vasut18a00df2010-03-07 23:35:48 +010091
92 /* Clear any OTG Pin Hold */
Marek Vasut3ba8bf72010-09-09 09:50:39 +020093 if (readl(PSSR) & PSSR_OTGPH)
94 writel(readl(PSSR) | PSSR_OTGPH, PSSR);
Marek Vasut18a00df2010-03-07 23:35:48 +010095
Marek Vasut3ba8bf72010-09-09 09:50:39 +020096 writel(readl(UHCRHDA) & ~(0x200), UHCRHDA);
97 writel(readl(UHCRHDA) | 0x100, UHCRHDA);
Marek Vasut18a00df2010-03-07 23:35:48 +010098
99 /* Set port power control mask bits, only 3 ports. */
Marek Vasut3ba8bf72010-09-09 09:50:39 +0200100 writel(readl(UHCRHDB) | (0x7<<17), UHCRHDB);
Marek Vasut18a00df2010-03-07 23:35:48 +0100101
102 /* enable port 2 */
Marek Vasut3ba8bf72010-09-09 09:50:39 +0200103 writel(readl(UP2OCR) | UP2OCR_HXOE | UP2OCR_HXS |
104 UP2OCR_DMPDE | UP2OCR_DPPDE, UP2OCR);
Marek Vasut18a00df2010-03-07 23:35:48 +0100105
106 return 0;
107}
108
109void usb_board_init_fail(void)
110{
111 return;
112}
113
114void usb_board_stop(void)
115{
Marek Vasut3ba8bf72010-09-09 09:50:39 +0200116 writel(readl(UHCHR) | UHCHR_FHR, UHCHR);
Marek Vasut18a00df2010-03-07 23:35:48 +0100117 udelay(11);
Marek Vasut3ba8bf72010-09-09 09:50:39 +0200118 writel(readl(UHCHR) & ~UHCHR_FHR, UHCHR);
Marek Vasut18a00df2010-03-07 23:35:48 +0100119
Marek Vasut3ba8bf72010-09-09 09:50:39 +0200120 writel(readl(UHCCOMS) | 1, UHCCOMS);
Marek Vasut18a00df2010-03-07 23:35:48 +0100121 udelay(10);
122
Marek Vasut3ba8bf72010-09-09 09:50:39 +0200123 writel(readl(CKEN) & ~CKEN10_USBHOST, CKEN);
Marek Vasut18a00df2010-03-07 23:35:48 +0100124
125 return;
126}
127
128#ifdef CONFIG_DRIVER_DM9000
129int board_eth_init(bd_t *bis)
130{
131 return dm9000_initialize(bis);
132}
133#endif