blob: 7018a8c3c78d2f4acf9b96b77cb1894cf0260696 [file] [log] [blame]
wdenkfe8c2802002-11-03 00:38:21 +00001/*
2 * (C) Copyright 2000
3 * Murray Jensen <Murray.Jensen@cmst.csiro.au>
4 *
5 * (C) Copyright 2000
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * (C) Copyright 2001
10 * Advent Networks, Inc. <http://www.adventnetworks.com>
11 * Jay Monkman <jtm@smoothsmoothie.com>
12 *
13 * Configuation settings for the WindRiver PPMC8260 board.
14 *
15 * See file CREDITS for list of people who contributed to this
16 * project.
17 *
18 * This program is free software; you can redistribute it and/or
19 * modify it under the terms of the GNU General Public License as
20 * published by the Free Software Foundation; either version 2 of
21 * the License, or (at your option) any later version.
22 *
23 * This program is distributed in the hope that it will be useful,
24 * but WITHOUT ANY WARRANTY; without even the implied warranty of
25 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
26 * GNU General Public License for more details.
27 *
28 * You should have received a copy of the GNU General Public License
29 * along with this program; if not, write to the Free Software
30 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
31 * MA 02111-1307 USA
32 */
33
34#ifndef __CONFIG_H
35#define __CONFIG_H
36
Wolfgang Denk2ae18242010-10-06 09:05:45 +020037#define CONFIG_SYS_TEXT_BASE 0xfe000000
38
wdenkfe8c2802002-11-03 00:38:21 +000039/*****************************************************************************
40 *
41 * These settings must match the way _your_ board is set up
42 *
43 *****************************************************************************/
44
45/* What is the oscillator's (UX2) frequency in Hz? */
46#define CONFIG_8260_CLKIN (66 * 1000 * 1000)
47
48/*-----------------------------------------------------------------------
49 * MODCK_H & MODCLK[1-3] - Ref: Section 9.2 in MPC8206 User Manual
50 *-----------------------------------------------------------------------
51 * What should MODCK_H be? It is dependent on the oscillator
52 * frequency, MODCK[1-3], and desired CPM and core frequencies.
53 * Here are some example values (all frequencies are in MHz):
54 *
55 * MODCK_H MODCK[1-3] Osc CPM Core S2-6 S2-7 S2-8
56 * ------- ---------- --- --- ---- ----- ----- -----
57 * 0x2 0x2 33 133 133 Close Open Close
58 * 0x2 0x3 33 133 166 Close Open Open
59 * 0x2 0x4 33 133 200 Open Close Close
60 * 0x2 0x5 33 133 233 Open Close Open
61 * 0x2 0x6 33 133 266 Open Open Close
62 *
63 * 0x5 0x5 66 133 133 Open Close Open
64 * 0x5 0x6 66 133 166 Open Open Close
65 * 0x5 0x7 66 133 200 Open Open Open
66 * 0x6 0x0 66 133 233 Close Close Close
67 * 0x6 0x1 66 133 266 Close Close Open
68 * 0x6 0x2 66 133 300 Close Open Close
69 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070#define CONFIG_SYS_PPMC_MODCK_H 0x05
wdenkfe8c2802002-11-03 00:38:21 +000071
72/* Define this if you want to boot from 0x00000100. If you don't define
73 * this, you will need to program the bootloader to 0xfff00000, and
74 * get the hardware reset config words at 0xfe000000. The simplest
75 * way to do that is to program the bootloader at both addresses.
76 * It is suggested that you just let U-Boot live at 0x00000000.
77 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020078#define CONFIG_SYS_PPMC_BOOT_LOW 1
wdenkfe8c2802002-11-03 00:38:21 +000079
80/* What should the base address of the main FLASH be and how big is
Wolfgang Denk14d0a022010-10-07 21:51:12 +020081 * it (in MBytes)? This must contain CONFIG_SYS_TEXT_BASE from board/ppmc8260/config.mk
wdenkfe8c2802002-11-03 00:38:21 +000082 * The main FLASH is whichever is connected to *CS0. U-Boot expects
83 * this to be the SIMM.
84 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020085#define CONFIG_SYS_FLASH0_BASE 0xFE000000
86#define CONFIG_SYS_FLASH0_SIZE 16
wdenkfe8c2802002-11-03 00:38:21 +000087
88/* What should be the base address of the first SDRAM DIMM and how big is
89 * it (in Mbytes)?
90*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020091#define CONFIG_SYS_SDRAM0_BASE 0x00000000
92#define CONFIG_SYS_SDRAM0_SIZE 128
wdenkfe8c2802002-11-03 00:38:21 +000093
94/* What should be the base address of the second SDRAM DIMM and how big is
95 * it (in Mbytes)?
96*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020097#define CONFIG_SYS_SDRAM1_BASE 0x08000000
98#define CONFIG_SYS_SDRAM1_SIZE 128
wdenkfe8c2802002-11-03 00:38:21 +000099
100/* What should be the base address of the on board SDRAM and how big is
101 * it (in Mbytes)?
102*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200103#define CONFIG_SYS_SDRAM2_BASE 0x38000000
104#define CONFIG_SYS_SDRAM2_SIZE 16
wdenkfe8c2802002-11-03 00:38:21 +0000105
106/* What should be the base address of the MAILBOX and how big is it
107 * (in Bytes)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200108 * The eeprom lives at CONFIG_SYS_MAILBOX_BASE + 0x80000000
wdenkfe8c2802002-11-03 00:38:21 +0000109 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_MAILBOX_BASE 0x32000000
111#define CONFIG_SYS_MAILBOX_SIZE 8192
wdenkfe8c2802002-11-03 00:38:21 +0000112
113/* What is the base address of the I/O select lines and how big is it
114 * (In Mbytes)?
115 */
116
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_IOSELECT_BASE 0xE0000000
118#define CONFIG_SYS_IOSELECT_SIZE 32
wdenkfe8c2802002-11-03 00:38:21 +0000119
120
121/* What should be the base address of the LEDs and switch S0?
122 * If you don't want them enabled, don't define this.
123 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200124#define CONFIG_SYS_LED_BASE 0xF1000000
wdenkfe8c2802002-11-03 00:38:21 +0000125
126/*
127 * PPMC8260 with 256 16 MB DIMM:
128 *
129 * 0x0000 0000 Exception Vector code, 8k
130 * :
131 * 0x0000 1FFF
132 * 0x0000 2000 Free for Application Use
133 * :
134 * :
135 *
136 * :
137 * :
138 * 0x0FF5 FF30 Monitor Stack (Growing downward)
139 * Monitor Stack Buffer (0x80)
140 * 0x0FF5 FFB0 Board Info Data
141 * 0x0FF6 0000 Malloc Arena
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200142 * : CONFIG_ENV_SECT_SIZE, 256k
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143 * : CONFIG_SYS_MALLOC_LEN, 128k
wdenkfe8c2802002-11-03 00:38:21 +0000144 * 0x0FFC 0000 RAM Copy of Monitor Code
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145 * : CONFIG_SYS_MONITOR_LEN, 256k
146 * 0x0FFF FFFF [End of RAM], CONFIG_SYS_SDRAM_SIZE - 1
wdenkfe8c2802002-11-03 00:38:21 +0000147 */
148
149
150/*
151 * select serial console configuration
152 *
153 * if either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then
154 * CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4
155 * for SCC).
156 *
157 * if CONFIG_CONS_NONE is defined, then the serial console routines must
158 * defined elsewhere.
159 * The console can be on SMC1 or SMC2
160 */
161#define CONFIG_CONS_ON_SMC 1 /* define if console on SMC */
162#undef CONFIG_CONS_ON_SCC /* define if console on SCC */
163#undef CONFIG_CONS_NONE /* define if console on neither */
164#define CONFIG_CONS_INDEX 1 /* which SMC/SCC channel for console */
165
166/*
167 * select ethernet configuration
168 *
169 * if either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected, then
170 * CONFIG_ETHER_INDEX must be set to the channel number (1-4 for SCC, 1-3
171 * for FCC)
172 *
173 * if CONFIG_ETHER_NONE is defined, then either the ethernet routines must be
Jon Loeliger639221c2007-07-09 17:15:49 -0500174 * defined elsewhere (as for the console), or CONFIG_CMD_NET must be unset.
wdenkfe8c2802002-11-03 00:38:21 +0000175 */
176
177#undef CONFIG_ETHER_ON_SCC /* define if ethernet on SCC */
178#define CONFIG_ETHER_ON_FCC /* define if ethernet on FCC */
179#undef CONFIG_ETHER_NONE /* define if ethernet on neither */
180#define CONFIG_ETHER_INDEX 2 /* which SCC/FCC channel for ethernet */
181#define CONFIG_MII /* MII PHY management */
182#define CONFIG_BITBANGMII /* bit-bang MII PHY management */
183/*
184 * Port pins used for bit-banged MII communictions (if applicable).
185 */
186#define MDIO_PORT 2 /* Port C */
Luigi 'Comio' Mantellinibe225442009-10-10 12:42:22 +0200187#define MDIO_DECLARE volatile ioport_t *iop = ioport_addr ( \
188 (immap_t *) CONFIG_SYS_IMMR, MDIO_PORT )
189#define MDC_DECLARE MDIO_DECLARE
190
wdenkfe8c2802002-11-03 00:38:21 +0000191#define MDIO_ACTIVE (iop->pdir |= 0x00400000)
192#define MDIO_TRISTATE (iop->pdir &= ~0x00400000)
193#define MDIO_READ ((iop->pdat & 0x00400000) != 0)
194
195#define MDIO(bit) if(bit) iop->pdat |= 0x00400000; \
196 else iop->pdat &= ~0x00400000
197
198#define MDC(bit) if(bit) iop->pdat |= 0x00200000; \
199 else iop->pdat &= ~0x00200000
200
201#define MIIDELAY udelay(1)
202
203
204/* Define this to reserve an entire FLASH sector (256 KB) for
205 * environment variables. Otherwise, the environment will be
206 * put in the same sector as U-Boot, and changing variables
207 * will erase U-Boot temporarily
208 */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200209#define CONFIG_ENV_IN_OWN_SECT 1
wdenkfe8c2802002-11-03 00:38:21 +0000210
211/* Define to allow the user to overwrite serial and ethaddr */
212#define CONFIG_ENV_OVERWRITE
213
214/* What should the console's baud rate be? */
215#define CONFIG_BAUDRATE 9600
216
217/* Ethernet MAC address */
218
219#define CONFIG_ETHADDR 00:a0:1e:90:2b:00
220
221/* Define this to set the last octet of the ethernet address
222 * from the DS0-DS7 switch and light the leds with the result
223 * The DS0-DS7 switch and the leds are backwards with respect
224 * to each other. DS7 is on the board edge side of both the
225 * led strip and the DS0-DS7 switch.
226 */
227#define CONFIG_MISC_INIT_R
228
229/* Set to a positive value to delay for running BOOTCOMMAND */
230#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
231
232#if 0
233/* Be selective on what keys can delay or stop the autoboot process
234 * To stop use: " "
235 */
236# define CONFIG_AUTOBOOT_KEYED
Wolfgang Denkc37207d2008-07-16 16:38:59 +0200237# define CONFIG_AUTOBOOT_PROMPT \
238 "Autobooting in %d seconds, press \" \" to stop\n", bootdelay
wdenkfe8c2802002-11-03 00:38:21 +0000239# define CONFIG_AUTOBOOT_STOP_STR " "
240# undef CONFIG_AUTOBOOT_DELAY_STR
241# define DEBUG_BOOTKEYS 0
242#endif
243
244/* Define a command string that is automatically executed when no character
245 * is read on the console interface withing "Boot Delay" after reset.
246 */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200247#undef CONFIG_BOOT_ROOT_INITRD /* Use ram disk for the root file system */
wdenkb79a11c2004-03-25 15:14:43 +0000248#define CONFIG_BOOT_ROOT_NFS /* Use a NFS mounted root file system */
wdenkfe8c2802002-11-03 00:38:21 +0000249
wdenk42dfe7a2004-03-14 22:25:36 +0000250#ifdef CONFIG_BOOT_ROOT_INITRD
wdenkfe8c2802002-11-03 00:38:21 +0000251#define CONFIG_BOOTCOMMAND \
252 "version;" \
253 "echo;" \
254 "bootp;" \
255 "setenv bootargs root=/dev/ram0 rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100256 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \
wdenkfe8c2802002-11-03 00:38:21 +0000257 "bootm"
258#endif /* CONFIG_BOOT_ROOT_INITRD */
259
wdenk42dfe7a2004-03-14 22:25:36 +0000260#ifdef CONFIG_BOOT_ROOT_NFS
wdenkfe8c2802002-11-03 00:38:21 +0000261#define CONFIG_BOOTCOMMAND \
262 "version;" \
263 "echo;" \
264 "bootp;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100265 "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
266 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \
wdenkfe8c2802002-11-03 00:38:21 +0000267 "bootm"
268#endif /* CONFIG_BOOT_ROOT_NFS */
269
Jon Loeligerd3b8c1a2007-07-09 21:57:31 -0500270
271/*
272 * BOOTP options
wdenkfe8c2802002-11-03 00:38:21 +0000273 */
Jon Loeligerd3b8c1a2007-07-09 21:57:31 -0500274#define CONFIG_BOOTP_SUBNETMASK
275#define CONFIG_BOOTP_GATEWAY
276#define CONFIG_BOOTP_HOSTNAME
277#define CONFIG_BOOTP_BOOTPATH
278#define CONFIG_BOOTP_BOOTFILESIZE
279#define CONFIG_BOOTP_DNS
280
wdenkfe8c2802002-11-03 00:38:21 +0000281
282/* undef this to save memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200283#define CONFIG_SYS_LONGHELP
wdenkfe8c2802002-11-03 00:38:21 +0000284
285/* Monitor Command Prompt */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200286#define CONFIG_SYS_PROMPT "=> "
wdenkfe8c2802002-11-03 00:38:21 +0000287
Jon Loeliger26a34562007-07-04 22:33:17 -0500288
289/*
290 * Command line configuration.
291 */
292#include <config_cmd_default.h>
293
294#define CONFIG_CMD_ELF
295#define CONFIG_CMD_ASKENV
296#define CONFIG_CMD_REGINFO
297#define CONFIG_CMD_MEMTEST
298#define CONFIG_CMD_MII
299#define CONFIG_CMD_IMMAP
300
301#undef CONFIG_CMD_KGDB
wdenkfe8c2802002-11-03 00:38:21 +0000302
303
304/* Where do the internal registers live? */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200305#define CONFIG_SYS_IMMR 0xf0000000
wdenkfe8c2802002-11-03 00:38:21 +0000306
307/*****************************************************************************
308 *
309 * You should not have to modify any of the following settings
310 *
311 *****************************************************************************/
312
313#define CONFIG_MPC8260 1 /* This is an MPC8260 CPU */
314#define CONFIG_PPMC8260 1 /* on an Wind River PPMC8260 Board */
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500315#define CONFIG_CPM2 1 /* Has a CPM2 */
wdenkfe8c2802002-11-03 00:38:21 +0000316
wdenkfe8c2802002-11-03 00:38:21 +0000317/*
318 * Miscellaneous configurable options
319 */
Jon Loeliger26a34562007-07-04 22:33:17 -0500320#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200321# define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkfe8c2802002-11-03 00:38:21 +0000322#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200323# define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkfe8c2802002-11-03 00:38:21 +0000324#endif
325
326/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200327#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT)+16)
wdenkfe8c2802002-11-03 00:38:21 +0000328
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200329#define CONFIG_SYS_MAXARGS 32 /* max number of command args */
wdenkfe8c2802002-11-03 00:38:21 +0000330
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200331#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkfe8c2802002-11-03 00:38:21 +0000332
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200333#define CONFIG_SYS_LOAD_ADDR 0x140000 /* default load address */
334#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenkfe8c2802002-11-03 00:38:21 +0000335
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200336#define CONFIG_SYS_MEMTEST_START 0x2000 /* memtest works from the end of */
wdenkfe8c2802002-11-03 00:38:21 +0000337 /* the exception vector table */
338 /* to the end of the DRAM */
339 /* less monitor and malloc area */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200340#define CONFIG_SYS_STACK_USAGE 0x10000 /* Reserve 64k for the stack usage */
341#define CONFIG_SYS_MEM_END_USAGE ( CONFIG_SYS_MONITOR_LEN \
342 + CONFIG_SYS_MALLOC_LEN \
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200343 + CONFIG_ENV_SECT_SIZE \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200344 + CONFIG_SYS_STACK_USAGE )
wdenkfe8c2802002-11-03 00:38:21 +0000345
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200346#define CONFIG_SYS_MEMTEST_END ( CONFIG_SYS_SDRAM_SIZE * 1024 * 1024 \
347 - CONFIG_SYS_MEM_END_USAGE )
wdenkfe8c2802002-11-03 00:38:21 +0000348
349/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200350#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenkfe8c2802002-11-03 00:38:21 +0000351
352/*
353 * Low Level Configuration Settings
354 * (address mappings, register initial values, etc.)
355 * You should know what you are doing if you make changes here.
356 */
357
358#if defined(CONFIG_ETHER_ON_SCC) && (CONFIG_ETHER_INDEX == 1)
359/*
360 * Attention: This is board specific
361 * - RX clk is CLK11
362 * - TX clk is CLK12
363 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200364#define CONFIG_SYS_CMXSCR_VALUE (CMXSCR_RS1CS_CLK11 |\
wdenkfe8c2802002-11-03 00:38:21 +0000365 CMXSCR_TS1CS_CLK12)
366
367#elif defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 2)
368/*
369 * Attention: this is board-specific
370 * - Rx-CLK is CLK13
371 * - Tx-CLK is CLK14
372 * - Select bus for bd/buffers (see 28-13)
373 * - Enable Full Duplex in FSMR
374 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200375#define CONFIG_SYS_CMXFCR_MASK (CMXFCR_FC2|CMXFCR_RF2CS_MSK|CMXFCR_TF2CS_MSK)
376#define CONFIG_SYS_CMXFCR_VALUE (CMXFCR_RF2CS_CLK13|CMXFCR_TF2CS_CLK14)
377#define CONFIG_SYS_CPMFCR_RAMTYPE 0
378#define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB)
wdenkfe8c2802002-11-03 00:38:21 +0000379#endif /* CONFIG_ETHER_INDEX */
380
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200381#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_FLASH0_BASE
382#define CONFIG_SYS_FLASH_SIZE CONFIG_SYS_FLASH0_SIZE
383#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_SDRAM0_BASE
384#define CONFIG_SYS_SDRAM_SIZE (CONFIG_SYS_SDRAM0_SIZE + CONFIG_SYS_SDRAM1_SIZE)
wdenkfe8c2802002-11-03 00:38:21 +0000385
386/*-----------------------------------------------------------------------
387 * Hard Reset Configuration Words
388 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200389#if defined(CONFIG_SYS_PPMC_BOOT_LOW)
390# define CONFIG_SYS_PPMC_HRCW_BOOT_FLAGS (HRCW_CIP | HRCW_BMS)
wdenkfe8c2802002-11-03 00:38:21 +0000391#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200392# define CONFIG_SYS_PPMC_HRCW_BOOT_FLAGS (0)
393#endif /* defined(CONFIG_SYS_PPMC_BOOT_LOW) */
wdenkfe8c2802002-11-03 00:38:21 +0000394
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200395/* get the HRCW ISB field from CONFIG_SYS_IMMR */
396#define CONFIG_SYS_PPMC_HRCW_IMMR ( ((CONFIG_SYS_IMMR & 0x10000000) >> 10) | \
397 ((CONFIG_SYS_IMMR & 0x01000000) >> 7) | \
398 ((CONFIG_SYS_IMMR & 0x00100000) >> 4) )
wdenkfe8c2802002-11-03 00:38:21 +0000399
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200400#define CONFIG_SYS_HRCW_MASTER ( HRCW_EBM | \
wdenkfe8c2802002-11-03 00:38:21 +0000401 HRCW_BPS11 | \
402 HRCW_L2CPC10 | \
403 HRCW_DPPC00 | \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200404 CONFIG_SYS_PPMC_HRCW_IMMR | \
wdenkfe8c2802002-11-03 00:38:21 +0000405 HRCW_MMR00 | \
406 HRCW_LBPC00 | \
407 HRCW_APPC10 | \
408 HRCW_CS10PC00 | \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200409 (CONFIG_SYS_PPMC_MODCK_H & HRCW_MODCK_H1111) | \
410 CONFIG_SYS_PPMC_HRCW_BOOT_FLAGS )
wdenkfe8c2802002-11-03 00:38:21 +0000411
412/* no slaves */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200413#define CONFIG_SYS_HRCW_SLAVE1 0
414#define CONFIG_SYS_HRCW_SLAVE2 0
415#define CONFIG_SYS_HRCW_SLAVE3 0
416#define CONFIG_SYS_HRCW_SLAVE4 0
417#define CONFIG_SYS_HRCW_SLAVE5 0
418#define CONFIG_SYS_HRCW_SLAVE6 0
419#define CONFIG_SYS_HRCW_SLAVE7 0
wdenkfe8c2802002-11-03 00:38:21 +0000420
421/*-----------------------------------------------------------------------
422 * Definitions for initial stack pointer and data area (in DPRAM)
423 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200424#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
425#define CONFIG_SYS_INIT_RAM_END 0x4000 /* End of used area in DPRAM */
426#define CONFIG_SYS_GBL_DATA_SIZE 128 /* bytes reserved for initial data */
427#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
428#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenkfe8c2802002-11-03 00:38:21 +0000429
430/*-----------------------------------------------------------------------
431 * Start addresses for the final memory configuration
432 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200433 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
434 * Note also that the logic that sets CONFIG_SYS_RAMBOOT is platform dependent.
wdenkfe8c2802002-11-03 00:38:21 +0000435 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200436#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH0_BASE
wdenkfe8c2802002-11-03 00:38:21 +0000437
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200438#ifndef CONFIG_SYS_MONITOR_BASE
439#define CONFIG_SYS_MONITOR_BASE 0x0ff80000
wdenkfe8c2802002-11-03 00:38:21 +0000440#endif
441
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200442#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
443# define CONFIG_SYS_RAMBOOT
wdenkfe8c2802002-11-03 00:38:21 +0000444#endif
445
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200446#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 374 kB for Monitor */
447#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenkfe8c2802002-11-03 00:38:21 +0000448
449/*
450 * For booting Linux, the board info and command line data
451 * have to be in the first 8 MB of memory, since this is
452 * the maximum mapped by the Linux kernel during initialization.
453 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200454#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkfe8c2802002-11-03 00:38:21 +0000455
456/*-----------------------------------------------------------------------
457 * FLASH and environment organization
458 */
459
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200460#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200461#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200462#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
463#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
464#define CONFIG_SYS_FLASH_INCREMENT 0 /* there is only one bank */
465#define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware protection */
466#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
wdenkfe8c2802002-11-03 00:38:21 +0000467
468
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200469#ifndef CONFIG_SYS_RAMBOOT
wdenkfe8c2802002-11-03 00:38:21 +0000470
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200471# define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200472# ifdef CONFIG_ENV_IN_OWN_SECT
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200473# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200474# define CONFIG_ENV_SECT_SIZE 0x40000
wdenkfe8c2802002-11-03 00:38:21 +0000475# else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200476# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN - CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200477# define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
478# define CONFIG_ENV_SECT_SIZE 0x40000 /* see README - env sect real size */
479# endif /* CONFIG_ENV_IN_OWN_SECT */
wdenkfe8c2802002-11-03 00:38:21 +0000480
481#else
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200482# define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200483# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x40000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200484#define CONFIG_ENV_SIZE 0x1000
485# define CONFIG_ENV_SECT_SIZE 0x40000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200486#endif /* CONFIG_SYS_RAMBOOT */
wdenkfe8c2802002-11-03 00:38:21 +0000487
488/*-----------------------------------------------------------------------
489 * Cache Configuration
490 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200491#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC8260 CPU */
wdenkfe8c2802002-11-03 00:38:21 +0000492
Jon Loeliger26a34562007-07-04 22:33:17 -0500493#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200494# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
wdenkfe8c2802002-11-03 00:38:21 +0000495#endif
496
497/*-----------------------------------------------------------------------
498 * HIDx - Hardware Implementation-dependent Registers 2-11
499 *-----------------------------------------------------------------------
500 * HID0 also contains cache control - initially enable both caches and
501 * invalidate contents, then the final state leaves only the instruction
502 * cache enabled. Note that Power-On and Hard reset invalidate the caches,
503 * but Soft reset does not.
504 *
505 * HID1 has only read-only information - nothing to set.
506 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200507#define CONFIG_SYS_HID0_INIT (HID0_ICE |\
wdenkfe8c2802002-11-03 00:38:21 +0000508 HID0_DCE |\
509 HID0_ICFI |\
510 HID0_DCI |\
511 HID0_IFEM |\
512 HID0_ABE)
513
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200514#define CONFIG_SYS_HID0_FINAL (HID0_ICE |\
wdenkfe8c2802002-11-03 00:38:21 +0000515 HID0_IFEM |\
516 HID0_ABE |\
517 HID0_EMCP)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200518#define CONFIG_SYS_HID2 0
wdenkfe8c2802002-11-03 00:38:21 +0000519
520/*-----------------------------------------------------------------------
521 * RMR - Reset Mode Register
522 *-----------------------------------------------------------------------
523 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200524#define CONFIG_SYS_RMR 0
wdenkfe8c2802002-11-03 00:38:21 +0000525
526/*-----------------------------------------------------------------------
527 * BCR - Bus Configuration 4-25
528 *-----------------------------------------------------------------------
529 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200530#define CONFIG_SYS_BCR (BCR_EBM |\
wdenkfe8c2802002-11-03 00:38:21 +0000531 0x30000000)
532
533/*-----------------------------------------------------------------------
534 * SIUMCR - SIU Module Configuration 4-31
535 * Ref Section 4.3.2.6 page 4-31
536 *-----------------------------------------------------------------------
537 */
538
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200539#define CONFIG_SYS_SIUMCR (SIUMCR_ESE |\
wdenkfe8c2802002-11-03 00:38:21 +0000540 SIUMCR_DPPC00 |\
541 SIUMCR_L2CPC10 |\
542 SIUMCR_LBPC00 |\
543 SIUMCR_APPC10 |\
544 SIUMCR_CS10PC00 |\
545 SIUMCR_BCTLC00 |\
546 SIUMCR_MMR00)
547
548
549/*-----------------------------------------------------------------------
550 * SYPCR - System Protection Control 11-9
551 * SYPCR can only be written once after reset!
552 *-----------------------------------------------------------------------
553 * Watchdog & Bus Monitor Timer max, 60x Bus Monitor enable
554 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200555#define CONFIG_SYS_SYPCR (SYPCR_SWTC |\
wdenkfe8c2802002-11-03 00:38:21 +0000556 SYPCR_BMT |\
557 SYPCR_PBME |\
558 SYPCR_LBME |\
559 SYPCR_SWRI |\
560 SYPCR_SWP)
561
562/*-----------------------------------------------------------------------
563 * TMCNTSC - Time Counter Status and Control 4-40
564 *-----------------------------------------------------------------------
565 * Clear once per Second and Alarm Interrupt Status, Set 32KHz timersclk,
566 * and enable Time Counter
567 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200568#define CONFIG_SYS_TMCNTSC (TMCNTSC_SEC |\
wdenkfe8c2802002-11-03 00:38:21 +0000569 TMCNTSC_ALR |\
570 TMCNTSC_TCF |\
571 TMCNTSC_TCE)
572
573/*-----------------------------------------------------------------------
574 * PISCR - Periodic Interrupt Status and Control 4-42
575 *-----------------------------------------------------------------------
576 * Clear Periodic Interrupt Status, Set 32KHz timersclk, and enable
577 * Periodic timer
578 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200579#define CONFIG_SYS_PISCR (PISCR_PS |\
wdenkfe8c2802002-11-03 00:38:21 +0000580 PISCR_PTF |\
581 PISCR_PTE)
582
583/*-----------------------------------------------------------------------
584 * SCCR - System Clock Control 9-8
585 *-----------------------------------------------------------------------
586 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200587#define CONFIG_SYS_SCCR 0
wdenkfe8c2802002-11-03 00:38:21 +0000588
589/*-----------------------------------------------------------------------
590 * RCCR - RISC Controller Configuration 13-7
591 *-----------------------------------------------------------------------
592 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200593#define CONFIG_SYS_RCCR 0
wdenkfe8c2802002-11-03 00:38:21 +0000594
595/*
596 * Initialize Memory Controller:
597 *
598 * Bank Bus Machine PortSz Device
599 * ---- --- ------- ------ ------
600 * 0 60x GPCM 32 bit FLASH (SIMM - 32MB) *
601 * 1 unused
602 * 2 60x SDRAM 64 bit SDRAM (DIMM - 128MB)
603 * 3 60x SDRAM 64 bit SDRAM (DIMM - 128MB)
604 * 4 Local SDRAM 32 bit SDRAM (on board - 16MB)
605 * 5 60x GPCM 8 bit Mailbox/EEPROM (8KB)
606 * 6 60x GPCM 8 bit FLASH (on board - 2MB) *
607 * 7 60x GPCM 8 bit LEDs, switches
608 *
609 * (*) This configuration requires the PPMC8260 be configured
610 * so that *CS0 goes to the FLASH SIMM, and *CS6 goes to
611 * the on board FLASH. In other words, JP24 should have
612 * pins 1 and 2 jumpered and pins 3 and 4 jumpered.
613 *
614 */
615
616/*-----------------------------------------------------------------------
617 * BR0,BR1 - Base Register
618 * Ref: Section 10.3.1 on page 10-14
619 * OR0,OR1 - Option Register
620 * Ref: Section 10.3.2 on page 10-18
621 *-----------------------------------------------------------------------
622 */
623
624/* Bank 0,1 - FLASH SIMM
625 *
626 * This expects the FLASH SIMM to be connected to *CS0
627 * It consists of 4 AM29F080B parts.
628 *
629 * Note: For the 4 MB SIMM, *CS1 is unused.
630 */
631
632/* BR0 is configured as follows:
633 *
634 * - Base address of 0xFE000000
635 * - 32 bit port size
636 * - Data errors checking is disabled
637 * - Read and write access
638 * - GPCM 60x bus
639 * - Access are handled by the memory controller according to MSEL
640 * - Not used for atomic operations
641 * - No data pipelining is done
642 * - Valid
643 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200644#define CONFIG_SYS_BR0_PRELIM ((CONFIG_SYS_FLASH0_BASE & BRx_BA_MSK) |\
wdenkfe8c2802002-11-03 00:38:21 +0000645 BRx_PS_32 |\
646 BRx_MS_GPCM_P |\
647 BRx_V)
648
649/* OR0 is configured as follows:
650 *
651 * - 32 MB
652 * - *BCTL0 is asserted upon access to the current memory bank
653 * - *CW / *WE are negated a quarter of a clock earlier
654 * - *CS is output at the same time as the address lines
655 * - Uses a clock cycle length of 5
656 * - *PSDVAL is generated internally by the memory controller
657 * unless *GTA is asserted earlier externally.
658 * - Relaxed timing is generated by the GPCM for accesses
659 * initiated to this memory region.
660 * - One idle clock is inserted between a read access from the
661 * current bank and the next access.
662 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200663#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH0_SIZE) |\
wdenkfe8c2802002-11-03 00:38:21 +0000664 ORxG_CSNT |\
665 ORxG_ACS_DIV1 |\
666 ORxG_SCY_5_CLK |\
667 ORxG_TRLX |\
668 ORxG_EHTR)
669
670/*-----------------------------------------------------------------------
671 * BR2,BR3 - Base Register
672 * Ref: Section 10.3.1 on page 10-14
673 * OR2,OR3 - Option Register
674 * Ref: Section 10.3.2 on page 10-16
675 *-----------------------------------------------------------------------
676 */
677
678/*
679 * Bank 2,3 - 128 MB SDRAM DIMM
680 */
681
682/* With a 128 MB DIMM, the BR2 is configured as follows:
683 *
684 * - Base address of 0x00000000/0x08000000
685 * - 64 bit port size (60x bus only)
686 * - Data errors checking is disabled
687 * - Read and write access
688 * - SDRAM 60x bus
689 * - Access are handled by the memory controller according to MSEL
690 * - Not used for atomic operations
691 * - No data pipelining is done
692 * - Valid
693 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200694#define CONFIG_SYS_BR2_PRELIM ((CONFIG_SYS_SDRAM0_BASE & BRx_BA_MSK) |\
wdenkfe8c2802002-11-03 00:38:21 +0000695 BRx_PS_64 |\
696 BRx_MS_SDRAM_P |\
697 BRx_V)
698
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200699#define CONFIG_SYS_BR3_PRELIM ((CONFIG_SYS_SDRAM1_BASE & BRx_BA_MSK) |\
wdenkfe8c2802002-11-03 00:38:21 +0000700 BRx_PS_64 |\
701 BRx_MS_SDRAM_P |\
702 BRx_V)
703
704/* With a 128 MB DIMM, the OR2 is configured as follows:
705 *
706 * - 128 MB
707 * - 4 internal banks per device
708 * - Row start address bit is A8 with PSDMR[PBI] = 0
709 * - 13 row address lines
710 * - Back-to-back page mode
711 * - Internal bank interleaving within save device enabled
712 */
713
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200714#define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM0_SIZE) |\
wdenkfe8c2802002-11-03 00:38:21 +0000715 ORxS_BPD_4 |\
716 ORxS_ROWST_PBI0_A7 |\
717 ORxS_NUMR_13)
718
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200719#define CONFIG_SYS_OR3_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM1_SIZE) |\
wdenkfe8c2802002-11-03 00:38:21 +0000720 ORxS_BPD_4 |\
721 ORxS_ROWST_PBI0_A7 |\
722 ORxS_NUMR_13)
723
724
725/*-----------------------------------------------------------------------
726 * PSDMR - 60x Bus SDRAM Mode Register
727 * Ref: Section 10.3.3 on page 10-21
728 *-----------------------------------------------------------------------
729 */
730
731/* With a 128 MB DIMM, the PSDMR is configured as follows:
732 *
733 * - Page Based Interleaving,
734 * - Refresh Enable,
735 * - Normal Operation
736 * - Address Multiplexing where A5 is output on A14 pin
737 * (A6 on A15, and so on),
738 * - use address pins A13-A15 as bank select,
739 * - A9 is output on SDA10 during an ACTIVATE command,
740 * - earliest timing for ACTIVATE command after REFRESH command is 7 clocks,
741 * - earliest timing for ACTIVATE or REFRESH command after PRECHARGE command
742 * is 3 clocks,
743 * - earliest timing for READ/WRITE command after ACTIVATE command is
744 * 2 clocks,
745 * - earliest timing for PRECHARGE after last data was read is 1 clock,
746 * - earliest timing for PRECHARGE after last data was written is 1 clock,
747 * - External Address Multiplexing enabled
748 * - CAS Latency is 2.
749 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200750#define CONFIG_SYS_PSDMR (PSDMR_RFEN |\
wdenkfe8c2802002-11-03 00:38:21 +0000751 PSDMR_SDAM_A14_IS_A5 |\
752 PSDMR_BSMA_A13_A15 |\
753 PSDMR_SDA10_PBI0_A9 |\
754 PSDMR_RFRC_7_CLK |\
755 PSDMR_PRETOACT_3W |\
756 PSDMR_ACTTORW_2W |\
757 PSDMR_LDOTOPRE_1C |\
758 PSDMR_WRC_1C |\
759 PSDMR_EAMUX |\
760 PSDMR_CL_2)
761
762
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200763#define CONFIG_SYS_PSRT 0x0e
764#define CONFIG_SYS_MPTPR MPTPR_PTP_DIV32
wdenkfe8c2802002-11-03 00:38:21 +0000765
766
767/*-----------------------------------------------------------------------
768 * BR4 - Base Register
769 * Ref: Section 10.3.1 on page 10-14
770 * OR4 - Option Register
771 * Ref: Section 10.3.2 on page 10-16
772 *-----------------------------------------------------------------------
773 */
774
775/*
776 * Bank 4 - On board SDRAM
777 *
778 */
779/* With 16 MB of onboard SDRAM BR4 is configured as follows
780 *
781 * - Base address 0x38000000
782 * - 32 bit port size
783 * - Data error checking disabled
784 * - Read/Write access
785 * - SDRAM local bus
786 * - Not used for atomic operations
787 * - No data pipelining is done
788 * - Valid
789 *
790 */
791
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200792#define CONFIG_SYS_BR4_PRELIM ((CONFIG_SYS_SDRAM2_BASE & BRx_BA_MSK) |\
wdenkfe8c2802002-11-03 00:38:21 +0000793 BRx_PS_32 |\
794 BRx_DECC_NONE |\
795 BRx_MS_SDRAM_L |\
796 BRx_V)
797
798/*
799 * With 16MB SDRAM, OR4 is configured as follows
800 * - 4 internal banks per device
801 * - Row start address bit is A10 with LSDMR[PBI] = 0
802 * - 12 row address lines
803 * - Back-to-back page mode
804 * - Internal bank interleaving within save device enabled
805 */
806
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200807#define CONFIG_SYS_OR4_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM2_SIZE) |\
wdenkfe8c2802002-11-03 00:38:21 +0000808 ORxS_BPD_4 |\
809 ORxS_ROWST_PBI0_A10 |\
810 ORxS_NUMR_12)
811
812
813/*-----------------------------------------------------------------------
814 * LSDMR - Local Bus SDRAM Mode Register
815 * Ref: Section 10.3.4 on page 10-24
816 *-----------------------------------------------------------------------
817 */
818
819/* With a 16 MB onboard SDRAM, the LSDMR is configured as follows:
820 *
821 * - Page Based Interleaving,
822 * - Refresh Enable,
823 * - Normal Operation
824 * - Address Multiplexing where A5 is output on A13 pin
825 * (A6 on A15, and so on),
826 * - use address pins A15-A17 as bank select,
827 * - A11 is output on SDA10 during an ACTIVATE command,
828 * - earliest timing for ACTIVATE command after REFRESH command is 7 clocks,
829 * - earliest timing for ACTIVATE or REFRESH command after PRECHARGE command
830 * is 2 clocks,
831 * - earliest timing for READ/WRITE command after ACTIVATE command is
832 * 2 clocks,
833 * - SDRAM burst length is 8
834 * - earliest timing for PRECHARGE after last data was read is 1 clock,
835 * - earliest timing for PRECHARGE after last data was written is 1 clock,
836 * - External Address Multiplexing disabled
837 * - CAS Latency is 2.
838 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200839#define CONFIG_SYS_LSDMR (PSDMR_RFEN |\
wdenkfe8c2802002-11-03 00:38:21 +0000840 PSDMR_SDAM_A13_IS_A5 |\
841 PSDMR_BSMA_A15_A17 |\
842 PSDMR_SDA10_PBI0_A11 |\
843 PSDMR_RFRC_7_CLK |\
844 PSDMR_PRETOACT_2W |\
845 PSDMR_ACTTORW_2W |\
846 PSDMR_BL |\
847 PSDMR_LDOTOPRE_1C |\
848 PSDMR_WRC_1C |\
849 PSDMR_CL_2)
850
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200851#define CONFIG_SYS_LSRT 0x0e
wdenkfe8c2802002-11-03 00:38:21 +0000852
853/*-----------------------------------------------------------------------
854 * BR5 - Base Register
855 * Ref: Section 10.3.1 on page 10-14
856 * OR5 - Option Register
857 * Ref: Section 10.3.2 on page 10-16
858 *-----------------------------------------------------------------------
859 */
860
861/*
862 * Bank 5 EEProm and Mailbox
863 *
864 * The EEPROM and mailbox live on the same chip select.
865 * the eeprom is selected if the MSb of the address is set and the mailbox is
866 * selected if the MSb of the address is clear.
867 *
868 */
869
870/* BR5 is configured as follows:
871 *
872 * - Base address of 0x32000000/0xF2000000
873 * - 8 bit
874 * - Data error checking disabled
875 * - Read/Write access
876 * - GPCM 60x Bus
877 * - SDRAM local bus
878 * - No data pipelining is done
879 * - Valid
880 */
881
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200882#define CONFIG_SYS_BR5_PRELIM ((CONFIG_SYS_MAILBOX_BASE & BRx_BA_MSK) |\
wdenkfe8c2802002-11-03 00:38:21 +0000883 BRx_PS_8 |\
884 BRx_DECC_NONE |\
885 BRx_MS_GPCM_P |\
886 BRx_V)
887/* OR5 is configured as follows
888 * - buffer control enabled
889 * - chip select negated normally
890 * - CS output 1/2 clock after address
891 * - 15 wait states
892 * - *PSDVAL is generated internally by the memory controller
893 * unless *GTA is asserted earlier externally.
894 * - Relaxed timing is generated by the GPCM for accesses
895 * initiated to this memory region.
896 * - One idle clock is inserted between a read access from the
897 * current bank and the next access.
898 */
899
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200900#define CONFIG_SYS_OR5_PRELIM ((P2SZ_TO_AM(CONFIG_SYS_MAILBOX_SIZE) & ~0x80000000) |\
wdenkfe8c2802002-11-03 00:38:21 +0000901 ORxG_ACS_DIV2 |\
902 ORxG_SCY_15_CLK |\
903 ORxG_TRLX |\
904 ORxG_EHTR)
905
906/*-----------------------------------------------------------------------
907 * BR6 - Base Register
908 * Ref: Section 10.3.1 on page 10-14
909 * OR6 - Option Register
910 * Ref: Section 10.3.2 on page 10-18
911 *-----------------------------------------------------------------------
912 */
913
914/* Bank 6 - I/O select
915 *
916 */
917
918/* BR6 is configured as follows:
919 *
920 * - Base address of 0xE0000000
921 * - 16 bit port size
922 * - Data errors checking is disabled
923 * - Read and write access
924 * - GPCM 60x bus
925 * - Access are handled by the memory controller according to MSEL
926 * - Not used for atomic operations
927 * - No data pipelining is done
928 * - Valid
929 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200930#define CONFIG_SYS_BR6_PRELIM ((CONFIG_SYS_IOSELECT_BASE & BRx_BA_MSK) |\
wdenkfe8c2802002-11-03 00:38:21 +0000931 BRx_PS_16 |\
932 BRx_MS_GPCM_P |\
933 BRx_V)
934
935/* OR6 is configured as follows
936 * - buffer control enabled
937 * - chip select negated normally
938 * - CS output 1/2 clock after address
939 * - 15 wait states
940 * - *PSDVAL is generated internally by the memory controller
941 * unless *GTA is asserted earlier externally.
942 * - Relaxed timing is generated by the GPCM for accesses
943 * initiated to this memory region.
944 * - One idle clock is inserted between a read access from the
945 * current bank and the next access.
946 */
947
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200948#define CONFIG_SYS_OR6_PRELIM (MEG_TO_AM(CONFIG_SYS_IOSELECT_SIZE) |\
wdenkfe8c2802002-11-03 00:38:21 +0000949 ORxG_ACS_DIV2 |\
950 ORxG_SCY_15_CLK |\
951 ORxG_TRLX |\
952 ORxG_EHTR)
953
954
955/*-----------------------------------------------------------------------
956 * BR7 - Base Register
957 * Ref: Section 10.3.1 on page 10-14
958 * OR7 - Option Register
959 * Ref: Section 10.3.2 on page 10-18
960 *-----------------------------------------------------------------------
961 */
962
963/* Bank 7 - LEDs and switches
964 *
965 * LEDs are at 0x00001 (write only)
966 * switches are at 0x00001 (read only)
967 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200968#ifdef CONFIG_SYS_LED_BASE
wdenkfe8c2802002-11-03 00:38:21 +0000969
970/* BR7 is configured as follows:
971 *
972 * - Base address of 0xA0000000
973 * - 8 bit port size
974 * - Data errors checking is disabled
975 * - Read and write access
976 * - GPCM 60x bus
977 * - Access are handled by the memory controller according to MSEL
978 * - Not used for atomic operations
979 * - No data pipelining is done
980 * - Valid
981 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200982#define CONFIG_SYS_BR7_PRELIM ((CONFIG_SYS_LED_BASE & BRx_BA_MSK) |\
wdenkfe8c2802002-11-03 00:38:21 +0000983 BRx_PS_8 |\
984 BRx_DECC_NONE |\
985 BRx_MS_GPCM_P |\
986 BRx_V)
987
988/* OR7 is configured as follows:
989 *
990 * - 1 byte
991 * - *BCTL0 is asserted upon access to the current memory bank
992 * - *CW / *WE are negated a quarter of a clock earlier
993 * - *CS is output at the same time as the address lines
994 * - Uses a clock cycle length of 15
995 * - *PSDVAL is generated internally by the memory controller
996 * unless *GTA is asserted earlier externally.
997 * - Relaxed timing is generated by the GPCM for accesses
998 * initiated to this memory region.
999 * - One idle clock is inserted between a read access from the
1000 * current bank and the next access.
1001 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001002#define CONFIG_SYS_OR7_PRELIM (ORxG_AM_MSK |\
wdenkfe8c2802002-11-03 00:38:21 +00001003 ORxG_CSNT |\
1004 ORxG_ACS_DIV1 |\
1005 ORxG_SCY_15_CLK |\
1006 ORxG_TRLX |\
1007 ORxG_EHTR)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001008#endif /* CONFIG_SYS_LED_BASE */
wdenkfe8c2802002-11-03 00:38:21 +00001009#endif /* __CONFIG_H */