Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 4a463a190f0847edfd1c2880203330ebaf854e2f / . / arch / arm / dts / qcs404-evb.dts
blob: 16b5c066192486510303ad4133d1d79d6d07cb9d [file] [log] [blame]
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Qualcomm QCS404 based evaluation board device tree source
4 *
5 * (C) Copyright 2022 Sumit Garg <sumit.garg@linaro.org>
6 */
7
8/dts-v1/;
9
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]10#include <dt-bindings/gpio/gpio.h>
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]11#include "qcs404.dtsi"
12#include "pms405.dtsi"
13#include <dt-bindings/gpio/gpio.h>
14#include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]15
16/ {
17 model = "Qualcomm Technologies, Inc. QCS404 EVB";
18 compatible = "qcom,qcs404-evb", "qcom,qcs404";
19 #address-cells = <0x2>;
20 #size-cells = <0x2>;
21
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]22 aliases {
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]23 serial0 = &blsp1_uart2;
24 serial1 = &blsp1_uart3;
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]25 };
26
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]27 chosen {
28 stdout-path = "serial0";
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]29 };
30
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]31 usb3_vbus_reg: regulator-usb3-vbus {
32 compatible = "regulator-gpio";
33 regulator-name = "VBUS_BOOST_5V";
34 regulator-min-microvolt = <5000000>;
35 regulator-max-microvolt = <5000000>;
36 enable-gpios = <&pms405_gpios 3 GPIO_ACTIVE_HIGH>;
37 states = <0 0>, <1800000 1>;
38 enable-active-high;
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]39
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]40 /* TODO: Drop this when introducing role switching */
41 regulator-always-on;
42 };
43};
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]44
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]45&blsp1_i2c0 {
46 status = "okay";
47};
Sumit Gargde8f42c2023-02-01 19:28:56 +0530[diff] [blame]48
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]49&blsp1_i2c1 {
50 status = "okay";
51};
Sumit Gargbaf06772023-02-01 19:29:01 +0530[diff] [blame]52
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]53&blsp1_i2c2 {
54 status = "okay";
55};
Sumit Gargbaf06772023-02-01 19:29:01 +0530[diff] [blame]56
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]57&blsp1_i2c3 {
58 status = "okay";
59};
Sumit Gargbaf06772023-02-01 19:29:01 +0530[diff] [blame]60
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]61&blsp1_i2c4 {
62 status = "okay";
63};
Sumit Gargbaf06772023-02-01 19:29:01 +0530[diff] [blame]64
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]65&ethernet {
66 status = "okay";
Sumit Gargbaf06772023-02-01 19:29:01 +0530[diff] [blame]67
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]68 snps,reset-gpio = <&tlmm 60 GPIO_ACTIVE_LOW>;
69 snps,reset-active-low;
70 snps,reset-delays-us = <0 10000 10000>;
Sumit Gargbaf06772023-02-01 19:29:01 +0530[diff] [blame]71
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]72 phy-handle = <&phy1>;
73 phy-mode = "rgmii";
74 mdio {
75 #address-cells = <1>;
76 #size-cells = <0>;
77 compatible = "snps,dwmac-mdio";
78 phy1: phy@4 {
79 compatible = "ethernet-phy-ieee802.3-c22";
80 device_type = "ethernet-phy";
81 reg = <0x4>;
Sumit Garg9c96a0c2022-08-04 19:57:19 +0530[diff] [blame]82 };
Sumit Gargbf95d172022-07-12 12:42:12 +0530[diff] [blame]83 };
84};
85
Caleb Connolly4a463a12023-11-21 13:42:43 +0000[diff] [blame^]86&sdcc1 {
87 status = "okay";
88
89 supports-cqe;
90 mmc-ddr-1_8v;
91 mmc-hs400-1_8v;
92 bus-width = <8>;
93 non-removable;
94};
95
96&usb2 {
97 status = "okay";
98};
99
100&usb2_phy_sec {
101 status = "okay";
102};
103
104&usb3 {
105 status = "okay";
106
107};
108
109&usb3_dwc3 {
110 dr_mode = "host";
111
112 vbus-supply = <&usb3_vbus_reg>;
113};
114
115&usb2_phy_prim {
116 status = "okay";
117};
118
119&usb3_phy {
120 status = "okay";
121};