blob: db7346a1b1446db15be04e2f1bc12f4244e9aa88 [file] [log] [blame]
Stefan Roese2bae75a2015-04-25 06:29:56 +02001/*
2 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_DB_88F6820_GP_H
8#define _CONFIG_DB_88F6820_GP_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
Stefan Roese2bae75a2015-04-25 06:29:56 +020013
Stefan Roese2bae75a2015-04-25 06:29:56 +020014#define CONFIG_DISPLAY_BOARDINFO_LATE
15
Stefan Roese2923c2d2015-08-06 14:27:36 +020016/*
17 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
18 * for DDR ECC byte filling in the SPL before loading the main
19 * U-Boot into it.
20 */
Stefan Roese2bae75a2015-04-25 06:29:56 +020021#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
22
23/*
24 * Commands configuration
25 */
Stefan Roese2bae75a2015-04-25 06:29:56 +020026
27/* I2C */
28#define CONFIG_SYS_I2C
29#define CONFIG_SYS_I2C_MVTWSI
30#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
31#define CONFIG_SYS_I2C_SLAVE 0x0
32#define CONFIG_SYS_I2C_SPEED 100000
33
34/* SPI NOR flash default params, used by sf commands */
35#define CONFIG_SF_DEFAULT_SPEED 1000000
36#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
Stefan Roese2bae75a2015-04-25 06:29:56 +020037
Stefan Roesee80f1e82015-06-29 14:58:11 +020038/*
39 * SDIO/MMC Card Configuration
40 */
Stefan Roesee80f1e82015-06-29 14:58:11 +020041#define CONFIG_SYS_MMC_BASE MVEBU_SDIO_BASE
42
Stefan Roese7cbaff92015-06-29 14:58:14 +020043/*
44 * SATA/SCSI/AHCI configuration
45 */
Stefan Roese7cbaff92015-06-29 14:58:14 +020046#define CONFIG_SCSI_AHCI_PLAT
47#define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
48#define CONFIG_SYS_SCSI_MAX_LUN 1
49#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
50 CONFIG_SYS_SCSI_MAX_LUN)
51
Stefan Roese59565732015-06-29 14:58:16 +020052/* USB/EHCI configuration */
Stefan Roese59565732015-06-29 14:58:16 +020053#define CONFIG_EHCI_IS_TDI
54
Stefan Roese2bae75a2015-04-25 06:29:56 +020055/* Environment in SPI NOR flash */
Stefan Roese2bae75a2015-04-25 06:29:56 +020056#define CONFIG_ENV_OFFSET (1 << 20) /* 1MiB in */
57#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
58#define CONFIG_ENV_SECT_SIZE (256 << 10) /* 256KiB sectors */
59
60#define CONFIG_PHY_MARVELL /* there is a marvell phy */
Stefan Roese2bae75a2015-04-25 06:29:56 +020061#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
62
Stefan Roesece2cb1d2015-08-11 12:50:58 +020063/* PCIe support */
Stefan Roese64512232015-11-25 07:37:00 +010064#ifndef CONFIG_SPL_BUILD
Stefan Roesece2cb1d2015-08-11 12:50:58 +020065#define CONFIG_PCI_MVEBU
Stefan Roesece2cb1d2015-08-11 12:50:58 +020066#define CONFIG_PCI_SCAN_SHOW
Stefan Roese64512232015-11-25 07:37:00 +010067#endif
Stefan Roesece2cb1d2015-08-11 12:50:58 +020068
Stefan Roese2bae75a2015-04-25 06:29:56 +020069#define CONFIG_SYS_ALT_MEMTEST
70
Kevin Smith3fd38af2015-05-18 16:09:46 +000071/* Keep device tree and initrd in lower memory so the kernel can access them */
72#define CONFIG_EXTRA_ENV_SETTINGS \
73 "fdt_high=0x10000000\0" \
74 "initrd_high=0x10000000\0"
75
Stefan Roese9e30b312015-03-25 13:35:15 +010076/* SPL */
Stefan Roese7853c502015-07-20 11:20:40 +020077/*
78 * Select the boot device here
79 *
80 * Currently supported are:
81 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
82 * SPL_BOOT_SDIO_MMC_CARD - Booting via SDIO/MMC card (partition 1)
83 */
84#define SPL_BOOT_SPI_NOR_FLASH 1
85#define SPL_BOOT_SDIO_MMC_CARD 2
86#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SPI_NOR_FLASH
87
Stefan Roese9e30b312015-03-25 13:35:15 +010088/* Defines for SPL */
Stefan Roese9e30b312015-03-25 13:35:15 +010089#define CONFIG_SPL_SIZE (140 << 10)
90#define CONFIG_SPL_TEXT_BASE 0x40000030
91#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
92
93#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
94#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
95
Stefan Roese64512232015-11-25 07:37:00 +010096#ifdef CONFIG_SPL_BUILD
97#define CONFIG_SYS_MALLOC_SIMPLE
98#endif
Stefan Roese9e30b312015-03-25 13:35:15 +010099
100#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
101#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
102
Stefan Roese7853c502015-07-20 11:20:40 +0200103#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SPI_NOR_FLASH
Stefan Roese9e30b312015-03-25 13:35:15 +0100104/* SPL related SPI defines */
Stefan Roese9e30b312015-03-25 13:35:15 +0100105#define CONFIG_SPL_SPI_LOAD
Stefan Roese09a54c02015-11-20 13:51:57 +0100106#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x24000
Stefan Roese7853c502015-07-20 11:20:40 +0200107#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
108#endif
109
110#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SDIO_MMC_CARD
111/* SPL related MMC defines */
Stefan Roese7853c502015-07-20 11:20:40 +0200112#define CONFIG_SYS_MMC_U_BOOT_OFFS (160 << 10)
113#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_MMC_U_BOOT_OFFS
Stefan Roese7853c502015-07-20 11:20:40 +0200114#ifdef CONFIG_SPL_BUILD
115#define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
116#endif
117#endif
Stefan Roese9e30b312015-03-25 13:35:15 +0100118
Stefan Roese2bae75a2015-04-25 06:29:56 +0200119/*
120 * mv-common.h should be defined after CMD configs since it used them
121 * to enable certain macros
122 */
123#include "mv-common.h"
124
125#endif /* _CONFIG_DB_88F6820_GP_H */