blob: 59a06bab0c477b63dd505c8bc2e7042afcf68da7 [file] [log] [blame]
Eric Benard3cbeb0f2014-04-04 19:05:55 +02001/*
2 * Copyright (C) 2014 Eukréa Electromatique
3 * Author: Eric Bénard <eric@eukrea.com>
4 *
5 * Configuration settings for the Embest RIoTboard
6 *
7 * based on mx6*sabre*.h which are :
8 * Copyright (C) 2012 Freescale Semiconductor, Inc.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef __RIOTBOARD_CONFIG_H
14#define __RIOTBOARD_CONFIG_H
15
Eric Benard3cbeb0f2014-04-04 19:05:55 +020016#define CONFIG_MXC_UART_BASE UART2_BASE
Fabio Estevamfa4a7a42014-06-09 13:35:35 -030017#define CONFIG_CONSOLE_DEV "ttymxc1"
Eric Benard3cbeb0f2014-04-04 19:05:55 +020018#define CONFIG_MMCROOT "/dev/mmcblk1p2"
19
20#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
21
Adrian Alonso1368f992015-09-02 13:54:13 -050022#define CONFIG_IMX_THERMAL
Eric Benard3cbeb0f2014-04-04 19:05:55 +020023
24/* Size of malloc() pool */
25#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
26
27#define CONFIG_BOARD_EARLY_INIT_F
28#define CONFIG_BOARD_LATE_INIT
Eric Benard3cbeb0f2014-04-04 19:05:55 +020029
30#define CONFIG_MXC_UART
31
Eric Benard3cbeb0f2014-04-04 19:05:55 +020032/* I2C Configs */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020033#define CONFIG_SYS_I2C
34#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +020035#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
36#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -070037#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020038#define CONFIG_SYS_I2C_SPEED 100000
39
40/* USB Configs */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020041#define CONFIG_USB_EHCI
42#define CONFIG_USB_EHCI_MX6
43#define CONFIG_USB_STORAGE
44#define CONFIG_USB_HOST_ETHER
45#define CONFIG_USB_ETHER_ASIX
46#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
47#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
48#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
49#define CONFIG_MXC_USB_FLAGS 0
50
51/* MMC Configs */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020052#define CONFIG_SYS_FSL_ESDHC_ADDR 0
53
Eric Benard3cbeb0f2014-04-04 19:05:55 +020054#define CONFIG_FEC_MXC
55#define CONFIG_MII
56#define IMX_FEC_BASE ENET_BASE_ADDR
57#define CONFIG_FEC_XCV_TYPE RGMII
58#define CONFIG_ETHPRIME "FEC"
59#define CONFIG_FEC_MXC_PHYADDR 4
60
61#define CONFIG_PHYLIB
62#define CONFIG_PHY_ATHEROS
63
Eric Benard3cbeb0f2014-04-04 19:05:55 +020064#ifdef CONFIG_CMD_SF
Eric Benard3cbeb0f2014-04-04 19:05:55 +020065#define CONFIG_MXC_SPI
66#define CONFIG_SF_DEFAULT_BUS 0
Nikita Kiryanov155fa9a2014-08-20 15:08:50 +030067#define CONFIG_SF_DEFAULT_CS 0
Eric Benard3cbeb0f2014-04-04 19:05:55 +020068#define CONFIG_SF_DEFAULT_SPEED 20000000
69#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
70#endif
71
Eric Benard3cbeb0f2014-04-04 19:05:55 +020072#define CONFIG_CMD_BMODE
Eric Benard3cbeb0f2014-04-04 19:05:55 +020073
Eric Benard3cbeb0f2014-04-04 19:05:55 +020074#define CONFIG_ARP_TIMEOUT 200UL
75
Eric Benard3cbeb0f2014-04-04 19:05:55 +020076/* Print Buffer Size */
77#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Eric Benard3cbeb0f2014-04-04 19:05:55 +020078
79#define CONFIG_SYS_MEMTEST_START 0x10000000
80#define CONFIG_SYS_MEMTEST_END 0x10010000
81#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
82
Eric Benard3cbeb0f2014-04-04 19:05:55 +020083#define CONFIG_STACKSIZE (128 * 1024)
84
85/* Physical Memory Map */
86#define CONFIG_NR_DRAM_BANKS 1
87#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
88
89#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
90#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
91#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
92
93#define CONFIG_SYS_INIT_SP_OFFSET \
94 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
95#define CONFIG_SYS_INIT_SP_ADDR \
96 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
97
Peter Robinson056845c2015-05-22 17:30:45 +010098/* Environment organization */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020099#define CONFIG_ENV_SIZE (8 * 1024)
100
101#if defined(CONFIG_ENV_IS_IN_MMC)
102/* RiOTboard */
Iain Patonc86efd82014-12-14 14:51:46 +0000103#define CONFIG_FDTFILE "imx6dl-riotboard.dtb"
Eric Benard3cbeb0f2014-04-04 19:05:55 +0200104#define CONFIG_SYS_FSL_USDHC_NUM 3
105#define CONFIG_SYS_MMC_ENV_DEV 2 /* SDHC4 */
106#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
107#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
108#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
109/* MarSBoard */
Iain Patonc86efd82014-12-14 14:51:46 +0000110#define CONFIG_FDTFILE "imx6q-marsboard.dtb"
Eric Benard3cbeb0f2014-04-04 19:05:55 +0200111#define CONFIG_SYS_FSL_USDHC_NUM 2
112#define CONFIG_ENV_OFFSET (768 * 1024)
113#define CONFIG_ENV_SECT_SIZE (8 * 1024)
114#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
115#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
116#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
117#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
118#endif
119
Eric Benard3cbeb0f2014-04-04 19:05:55 +0200120/* Framebuffer */
121#define CONFIG_VIDEO
122#define CONFIG_VIDEO_IPUV3
123#define CONFIG_CFB_CONSOLE
124#define CONFIG_VGA_AS_SINGLE_DEVICE
125#define CONFIG_SYS_CONSOLE_IS_IN_ENV
126#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
127#define CONFIG_VIDEO_BMP_RLE8
128#define CONFIG_SPLASH_SCREEN
129#define CONFIG_SPLASH_SCREEN_ALIGN
130#define CONFIG_BMP_16BPP
131#define CONFIG_VIDEO_LOGO
132#define CONFIG_VIDEO_BMP_LOGO
133#define CONFIG_IPUV3_CLK 260000000
134#define CONFIG_IMX_HDMI
135#define CONFIG_IMX_VIDEO_SKIP
136
Iain Paton729d2a32014-12-14 14:51:32 +0000137#include <config_distro_defaults.h>
Peter Robinsone51c1e82015-05-22 17:30:52 +0100138#include "mx6_common.h"
Iain Paton729d2a32014-12-14 14:51:32 +0000139
Iain Patonc86efd82014-12-14 14:51:46 +0000140/* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
141 * 1M script, 1M pxe and the ramdisk at the end */
142#define MEM_LAYOUT_ENV_SETTINGS \
143 "bootm_size=0x10000000\0" \
144 "kernel_addr_r=0x12000000\0" \
145 "fdt_addr_r=0x13000000\0" \
146 "scriptaddr=0x13100000\0" \
147 "pxefile_addr_r=0x13200000\0" \
148 "ramdisk_addr_r=0x13300000\0"
149
150#define BOOT_TARGET_DEVICES(func) \
151 func(MMC, mmc, 0) \
152 func(MMC, mmc, 1) \
153 func(MMC, mmc, 2) \
154 func(USB, usb, 0) \
155 func(PXE, pxe, na) \
156 func(DHCP, dhcp, na)
157
158#include <config_distro_bootcmd.h>
159
160#define CONSOLE_STDIN_SETTINGS \
161 "stdin=serial\0"
162
163#define CONSOLE_STDOUT_SETTINGS \
164 "stdout=serial\0" \
165 "stderr=serial\0"
166
167#define CONSOLE_ENV_SETTINGS \
168 CONSOLE_STDIN_SETTINGS \
169 CONSOLE_STDOUT_SETTINGS
170
171#define CONFIG_EXTRA_ENV_SETTINGS \
172 CONSOLE_ENV_SETTINGS \
173 MEM_LAYOUT_ENV_SETTINGS \
174 "fdtfile=" CONFIG_FDTFILE "\0" \
175 BOOTENV
176
Eric Benard3cbeb0f2014-04-04 19:05:55 +0200177#endif /* __RIOTBOARD_CONFIG_H */