blob: d2f466e6f6fae82b996db8cc8a329932fe23c666 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001# SPDX-License-Identifier: GPL-2.0+
wdenkc6097192002-11-03 00:24:07 +00002#
Wolfgang Denkeca3aeb2013-06-21 10:22:36 +02003# (C) Copyright 2000 - 2013
wdenkc6097192002-11-03 00:24:07 +00004# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
wdenkc6097192002-11-03 00:24:07 +00005
6Summary:
7========
8
wdenk24ee89b2002-11-03 17:56:27 +00009This directory contains the source code for U-Boot, a boot loader for
wdenke86e5a02004-10-17 21:12:06 +000010Embedded boards based on PowerPC, ARM, MIPS and several other
11processors, which can be installed in a boot ROM and used to
12initialize and test the hardware or to download and run application
13code.
wdenkc6097192002-11-03 00:24:07 +000014
15The development of U-Boot is closely related to Linux: some parts of
wdenk24ee89b2002-11-03 17:56:27 +000016the source code originate in the Linux source tree, we have some
17header files in common, and special provision has been made to
wdenkc6097192002-11-03 00:24:07 +000018support booting of Linux images.
19
20Some attention has been paid to make this software easily
21configurable and extendable. For instance, all monitor commands are
22implemented with the same call interface, so that it's very easy to
23add new commands. Also, instead of permanently adding rarely used
24code (for instance hardware test utilities) to the monitor, you can
25load and run it dynamically.
26
27
28Status:
29=======
30
31In general, all boards for which a configuration option exists in the
wdenk24ee89b2002-11-03 17:56:27 +000032Makefile have been tested to some extent and can be considered
wdenkc6097192002-11-03 00:24:07 +000033"working". In fact, many of them are used in production systems.
34
Robert P. J. Day7207b362015-12-19 07:16:10 -050035In case of problems see the CHANGELOG file to find out who contributed
36the specific port. In addition, there are various MAINTAINERS files
37scattered throughout the U-Boot source identifying the people or
38companies responsible for various boards and subsystems.
wdenkc6097192002-11-03 00:24:07 +000039
Robert P. J. Day7207b362015-12-19 07:16:10 -050040Note: As of August, 2010, there is no longer a CHANGELOG file in the
41actual U-Boot source tree; however, it can be created dynamically
42from the Git log using:
Robert P. J. Dayadb9d852012-11-14 02:03:20 +000043
44 make CHANGELOG
45
wdenkc6097192002-11-03 00:24:07 +000046
47Where to get help:
48==================
49
wdenk24ee89b2002-11-03 17:56:27 +000050In case you have questions about, problems with or contributions for
Robert P. J. Day7207b362015-12-19 07:16:10 -050051U-Boot, you should send a message to the U-Boot mailing list at
Peter Tyser0c325652008-09-10 09:18:34 -050052<u-boot@lists.denx.de>. There is also an archive of previous traffic
53on the mailing list - please search the archive before asking FAQ's.
54Please see http://lists.denx.de/pipermail/u-boot and
55http://dir.gmane.org/gmane.comp.boot-loaders.u-boot
wdenkc6097192002-11-03 00:24:07 +000056
57
Wolfgang Denk218ca722008-03-26 10:40:12 +010058Where to get source code:
59=========================
60
Robert P. J. Day7207b362015-12-19 07:16:10 -050061The U-Boot source code is maintained in the Git repository at
Wolfgang Denk218ca722008-03-26 10:40:12 +010062git://www.denx.de/git/u-boot.git ; you can browse it online at
63http://www.denx.de/cgi-bin/gitweb.cgi?p=u-boot.git;a=summary
64
65The "snapshot" links on this page allow you to download tarballs of
Marcel Ziswiler11ccc332008-07-09 08:17:15 +020066any version you might be interested in. Official releases are also
Wolfgang Denk218ca722008-03-26 10:40:12 +010067available for FTP download from the ftp://ftp.denx.de/pub/u-boot/
68directory.
69
Anatolij Gustschind4ee7112008-03-26 18:13:33 +010070Pre-built (and tested) images are available from
Wolfgang Denk218ca722008-03-26 10:40:12 +010071ftp://ftp.denx.de/pub/u-boot/images/
72
73
wdenkc6097192002-11-03 00:24:07 +000074Where we come from:
75===================
76
77- start from 8xxrom sources
wdenk24ee89b2002-11-03 17:56:27 +000078- create PPCBoot project (http://sourceforge.net/projects/ppcboot)
wdenkc6097192002-11-03 00:24:07 +000079- clean up code
80- make it easier to add custom boards
81- make it possible to add other [PowerPC] CPUs
82- extend functions, especially:
83 * Provide extended interface to Linux boot loader
84 * S-Record download
85 * network boot
Marcel Ziswiler11ccc332008-07-09 08:17:15 +020086 * PCMCIA / CompactFlash / ATA disk / SCSI ... boot
wdenk24ee89b2002-11-03 17:56:27 +000087- create ARMBoot project (http://sourceforge.net/projects/armboot)
wdenkc6097192002-11-03 00:24:07 +000088- add other CPU families (starting with ARM)
wdenk24ee89b2002-11-03 17:56:27 +000089- create U-Boot project (http://sourceforge.net/projects/u-boot)
Magnus Lilja0d28f342008-08-06 19:32:33 +020090- current project page: see http://www.denx.de/wiki/U-Boot
wdenk24ee89b2002-11-03 17:56:27 +000091
92
93Names and Spelling:
94===================
95
96The "official" name of this project is "Das U-Boot". The spelling
97"U-Boot" shall be used in all written text (documentation, comments
98in source files etc.). Example:
99
100 This is the README file for the U-Boot project.
101
102File names etc. shall be based on the string "u-boot". Examples:
103
104 include/asm-ppc/u-boot.h
105
106 #include <asm/u-boot.h>
107
108Variable names, preprocessor constants etc. shall be either based on
109the string "u_boot" or on "U_BOOT". Example:
110
111 U_BOOT_VERSION u_boot_logo
112 IH_OS_U_BOOT u_boot_hush_start
wdenkc6097192002-11-03 00:24:07 +0000113
114
wdenk93f19cc2002-12-17 17:55:09 +0000115Versioning:
116===========
117
Thomas Weber360d8832010-09-28 08:06:25 +0200118Starting with the release in October 2008, the names of the releases
119were changed from numerical release numbers without deeper meaning
120into a time stamp based numbering. Regular releases are identified by
121names consisting of the calendar year and month of the release date.
122Additional fields (if present) indicate release candidates or bug fix
123releases in "stable" maintenance trees.
wdenk93f19cc2002-12-17 17:55:09 +0000124
Thomas Weber360d8832010-09-28 08:06:25 +0200125Examples:
Wolfgang Denkc0f40852011-10-26 10:21:21 +0000126 U-Boot v2009.11 - Release November 2009
Thomas Weber360d8832010-09-28 08:06:25 +0200127 U-Boot v2009.11.1 - Release 1 in version November 2009 stable tree
Jelle van der Waa0de21ec2016-10-30 17:30:30 +0100128 U-Boot v2010.09-rc1 - Release candidate 1 for September 2010 release
wdenk93f19cc2002-12-17 17:55:09 +0000129
130
wdenkc6097192002-11-03 00:24:07 +0000131Directory Hierarchy:
132====================
133
Peter Tyser8d321b82010-04-12 22:28:21 -0500134/arch Architecture specific files
Masahiro Yamada6eae68e2014-03-07 18:02:02 +0900135 /arc Files generic to ARC architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500136 /arm Files generic to ARM architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500137 /m68k Files generic to m68k architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500138 /microblaze Files generic to microblaze architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500139 /mips Files generic to MIPS architecture
Macpaul Linafc1ce82011-10-19 20:41:11 +0000140 /nds32 Files generic to NDS32 architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500141 /nios2 Files generic to Altera NIOS2 architecture
Robert P. J. Day33c77312013-09-15 18:34:15 -0400142 /openrisc Files generic to OpenRISC architecture
Stefan Roesea47a12b2010-04-15 16:07:28 +0200143 /powerpc Files generic to PowerPC architecture
Rick Chen3fafced2017-12-26 13:55:59 +0800144 /riscv Files generic to RISC-V architecture
Robert P. J. Day7207b362015-12-19 07:16:10 -0500145 /sandbox Files generic to HW-independent "sandbox"
Peter Tyser8d321b82010-04-12 22:28:21 -0500146 /sh Files generic to SH architecture
Robert P. J. Day33c77312013-09-15 18:34:15 -0400147 /x86 Files generic to x86 architecture
Peter Tyser8d321b82010-04-12 22:28:21 -0500148/api Machine/arch independent API for external apps
149/board Board dependent files
Xu Ziyuan740f7e52016-08-26 19:54:49 +0800150/cmd U-Boot commands functions
Peter Tyser8d321b82010-04-12 22:28:21 -0500151/common Misc architecture independent functions
Robert P. J. Day7207b362015-12-19 07:16:10 -0500152/configs Board default configuration files
Peter Tyser8d321b82010-04-12 22:28:21 -0500153/disk Code for disk drive partition handling
154/doc Documentation (don't expect too much)
155/drivers Commonly used device drivers
Robert P. J. Day33c77312013-09-15 18:34:15 -0400156/dts Contains Makefile for building internal U-Boot fdt.
Peter Tyser8d321b82010-04-12 22:28:21 -0500157/examples Example code for standalone applications, etc.
158/fs Filesystem code (cramfs, ext2, jffs2, etc.)
159/include Header Files
Robert P. J. Day7207b362015-12-19 07:16:10 -0500160/lib Library routines generic to all architectures
161/Licenses Various license files
Peter Tyser8d321b82010-04-12 22:28:21 -0500162/net Networking code
163/post Power On Self Test
Robert P. J. Day7207b362015-12-19 07:16:10 -0500164/scripts Various build scripts and Makefiles
165/test Various unit test files
Peter Tyser8d321b82010-04-12 22:28:21 -0500166/tools Tools to build S-Record or U-Boot images, etc.
wdenkc6097192002-11-03 00:24:07 +0000167
wdenkc6097192002-11-03 00:24:07 +0000168Software Configuration:
169=======================
170
171Configuration is usually done using C preprocessor defines; the
172rationale behind that is to avoid dead code whenever possible.
173
174There are two classes of configuration variables:
175
176* Configuration _OPTIONS_:
177 These are selectable by the user and have names beginning with
178 "CONFIG_".
179
180* Configuration _SETTINGS_:
181 These depend on the hardware etc. and should not be meddled with if
182 you don't know what you're doing; they have names beginning with
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183 "CONFIG_SYS_".
wdenkc6097192002-11-03 00:24:07 +0000184
Robert P. J. Day7207b362015-12-19 07:16:10 -0500185Previously, all configuration was done by hand, which involved creating
186symbolic links and editing configuration files manually. More recently,
187U-Boot has added the Kbuild infrastructure used by the Linux kernel,
188allowing you to use the "make menuconfig" command to configure your
189build.
wdenkc6097192002-11-03 00:24:07 +0000190
191
192Selection of Processor Architecture and Board Type:
193---------------------------------------------------
194
195For all supported boards there are ready-to-use default
Holger Freytherab584d62014-08-04 09:26:05 +0200196configurations available; just type "make <board_name>_defconfig".
wdenkc6097192002-11-03 00:24:07 +0000197
198Example: For a TQM823L module type:
199
200 cd u-boot
Holger Freytherab584d62014-08-04 09:26:05 +0200201 make TQM823L_defconfig
wdenkc6097192002-11-03 00:24:07 +0000202
Robert P. J. Day7207b362015-12-19 07:16:10 -0500203Note: If you're looking for the default configuration file for a board
204you're sure used to be there but is now missing, check the file
205doc/README.scrapyard for a list of no longer supported boards.
wdenkc6097192002-11-03 00:24:07 +0000206
Simon Glass75b3c3a2014-03-22 17:12:59 -0600207Sandbox Environment:
208--------------------
209
210U-Boot can be built natively to run on a Linux host using the 'sandbox'
211board. This allows feature development which is not board- or architecture-
212specific to be undertaken on a native platform. The sandbox is also used to
213run some of U-Boot's tests.
214
Keerthy5917d0b2019-07-29 13:52:04 +0530215See doc/arch/index.rst for more details.
Simon Glass75b3c3a2014-03-22 17:12:59 -0600216
217
Simon Glassdb910352015-03-03 08:03:00 -0700218Board Initialisation Flow:
219--------------------------
220
221This is the intended start-up flow for boards. This should apply for both
Robert P. J. Day7207b362015-12-19 07:16:10 -0500222SPL and U-Boot proper (i.e. they both follow the same rules).
Simon Glassdb910352015-03-03 08:03:00 -0700223
Robert P. J. Day7207b362015-12-19 07:16:10 -0500224Note: "SPL" stands for "Secondary Program Loader," which is explained in
225more detail later in this file.
226
227At present, SPL mostly uses a separate code path, but the function names
228and roles of each function are the same. Some boards or architectures
229may not conform to this. At least most ARM boards which use
230CONFIG_SPL_FRAMEWORK conform to this.
231
232Execution typically starts with an architecture-specific (and possibly
233CPU-specific) start.S file, such as:
234
235 - arch/arm/cpu/armv7/start.S
236 - arch/powerpc/cpu/mpc83xx/start.S
237 - arch/mips/cpu/start.S
238
239and so on. From there, three functions are called; the purpose and
240limitations of each of these functions are described below.
Simon Glassdb910352015-03-03 08:03:00 -0700241
242lowlevel_init():
243 - purpose: essential init to permit execution to reach board_init_f()
244 - no global_data or BSS
245 - there is no stack (ARMv7 may have one but it will soon be removed)
246 - must not set up SDRAM or use console
247 - must only do the bare minimum to allow execution to continue to
248 board_init_f()
249 - this is almost never needed
250 - return normally from this function
251
252board_init_f():
253 - purpose: set up the machine ready for running board_init_r():
254 i.e. SDRAM and serial UART
255 - global_data is available
256 - stack is in SRAM
257 - BSS is not available, so you cannot use global/static variables,
258 only stack variables and global_data
259
260 Non-SPL-specific notes:
261 - dram_init() is called to set up DRAM. If already done in SPL this
262 can do nothing
263
264 SPL-specific notes:
265 - you can override the entire board_init_f() function with your own
266 version as needed.
267 - preloader_console_init() can be called here in extremis
268 - should set up SDRAM, and anything needed to make the UART work
269 - these is no need to clear BSS, it will be done by crt0.S
270 - must return normally from this function (don't call board_init_r()
271 directly)
272
273Here the BSS is cleared. For SPL, if CONFIG_SPL_STACK_R is defined, then at
274this point the stack and global_data are relocated to below
275CONFIG_SPL_STACK_R_ADDR. For non-SPL, U-Boot is relocated to run at the top of
276memory.
277
278board_init_r():
279 - purpose: main execution, common code
280 - global_data is available
281 - SDRAM is available
282 - BSS is available, all static/global variables can be used
283 - execution eventually continues to main_loop()
284
285 Non-SPL-specific notes:
286 - U-Boot is relocated to the top of memory and is now running from
287 there.
288
289 SPL-specific notes:
290 - stack is optionally in SDRAM, if CONFIG_SPL_STACK_R is defined and
291 CONFIG_SPL_STACK_R_ADDR points into SDRAM
292 - preloader_console_init() can be called here - typically this is
Ley Foon Tan0680f1b2017-05-03 17:13:32 +0800293 done by selecting CONFIG_SPL_BOARD_INIT and then supplying a
Simon Glassdb910352015-03-03 08:03:00 -0700294 spl_board_init() function containing this call
295 - loads U-Boot or (in falcon mode) Linux
296
297
298
wdenkc6097192002-11-03 00:24:07 +0000299Configuration Options:
300----------------------
301
302Configuration depends on the combination of board and CPU type; all
303such information is kept in a configuration file
304"include/configs/<board_name>.h".
305
306Example: For a TQM823L module, all configuration settings are in
307"include/configs/TQM823L.h".
308
309
wdenk7f6c2cb2002-11-10 22:06:23 +0000310Many of the options are named exactly as the corresponding Linux
311kernel configuration options. The intention is to make it easier to
312build a config tool - later.
313
Ashish Kumar63b23162017-08-11 11:09:14 +0530314- ARM Platform Bus Type(CCI):
315 CoreLink Cache Coherent Interconnect (CCI) is ARM BUS which
316 provides full cache coherency between two clusters of multi-core
317 CPUs and I/O coherency for devices and I/O masters
318
319 CONFIG_SYS_FSL_HAS_CCI400
320
321 Defined For SoC that has cache coherent interconnect
322 CCN-400
wdenk7f6c2cb2002-11-10 22:06:23 +0000323
Ashish Kumarc055cee2017-08-18 10:54:36 +0530324 CONFIG_SYS_FSL_HAS_CCN504
325
326 Defined for SoC that has cache coherent interconnect CCN-504
327
wdenkc6097192002-11-03 00:24:07 +0000328The following options need to be configured:
329
Kim Phillips26281142007-08-10 13:28:25 -0500330- CPU Type: Define exactly one, e.g. CONFIG_MPC85XX.
wdenkc6097192002-11-03 00:24:07 +0000331
Kim Phillips26281142007-08-10 13:28:25 -0500332- Board Type: Define exactly one, e.g. CONFIG_MPC8540ADS.
Wolfgang Denk6ccec442006-10-24 14:42:37 +0200333
Kumar Gala66412c62011-02-18 05:40:54 -0600334- 85xx CPU Options:
York Sunffd06e02012-10-08 07:44:30 +0000335 CONFIG_SYS_PPC64
336
337 Specifies that the core is a 64-bit PowerPC implementation (implements
338 the "64" category of the Power ISA). This is necessary for ePAPR
339 compliance, among other possible reasons.
340
Kumar Gala66412c62011-02-18 05:40:54 -0600341 CONFIG_SYS_FSL_TBCLK_DIV
342
343 Defines the core time base clock divider ratio compared to the
344 system clock. On most PQ3 devices this is 8, on newer QorIQ
345 devices it can be 16 or 32. The ratio varies from SoC to Soc.
346
Kumar Gala8f290842011-05-20 00:39:21 -0500347 CONFIG_SYS_FSL_PCIE_COMPAT
348
349 Defines the string to utilize when trying to match PCIe device
350 tree nodes for the given platform.
351
Scott Wood33eee332012-08-14 10:14:53 +0000352 CONFIG_SYS_FSL_ERRATUM_A004510
353
354 Enables a workaround for erratum A004510. If set,
355 then CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV and
356 CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY must be set.
357
358 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV
359 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 (optional)
360
361 Defines one or two SoC revisions (low 8 bits of SVR)
362 for which the A004510 workaround should be applied.
363
364 The rest of SVR is either not relevant to the decision
365 of whether the erratum is present (e.g. p2040 versus
366 p2041) or is implied by the build target, which controls
367 whether CONFIG_SYS_FSL_ERRATUM_A004510 is set.
368
369 See Freescale App Note 4493 for more information about
370 this erratum.
371
Prabhakar Kushwaha74fa22e2013-04-16 13:27:44 +0530372 CONFIG_A003399_NOR_WORKAROUND
373 Enables a workaround for IFC erratum A003399. It is only
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -0800374 required during NOR boot.
Prabhakar Kushwaha74fa22e2013-04-16 13:27:44 +0530375
Prabhakar Kushwaha9f074e62014-10-29 22:33:09 +0530376 CONFIG_A008044_WORKAROUND
377 Enables a workaround for T1040/T1042 erratum A008044. It is only
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -0800378 required during NAND boot and valid for Rev 1.0 SoC revision
Prabhakar Kushwaha9f074e62014-10-29 22:33:09 +0530379
Scott Wood33eee332012-08-14 10:14:53 +0000380 CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY
381
382 This is the value to write into CCSR offset 0x18600
383 according to the A004510 workaround.
384
Priyanka Jain64501c62013-07-02 09:21:04 +0530385 CONFIG_SYS_FSL_DSP_DDR_ADDR
386 This value denotes start offset of DDR memory which is
387 connected exclusively to the DSP cores.
388
Priyanka Jain765b0bd2013-04-04 09:31:54 +0530389 CONFIG_SYS_FSL_DSP_M2_RAM_ADDR
390 This value denotes start offset of M2 memory
391 which is directly connected to the DSP core.
392
Priyanka Jain64501c62013-07-02 09:21:04 +0530393 CONFIG_SYS_FSL_DSP_M3_RAM_ADDR
394 This value denotes start offset of M3 memory which is directly
395 connected to the DSP core.
396
Priyanka Jain765b0bd2013-04-04 09:31:54 +0530397 CONFIG_SYS_FSL_DSP_CCSRBAR_DEFAULT
398 This value denotes start offset of DSP CCSR space.
399
Priyanka Jainb1359912013-12-17 14:25:52 +0530400 CONFIG_SYS_FSL_SINGLE_SOURCE_CLK
401 Single Source Clock is clocking mode present in some of FSL SoC's.
402 In this mode, a single differential clock is used to supply
403 clocks to the sysclock, ddrclock and usbclock.
404
Aneesh Bansalfb4a2402014-03-18 23:40:26 +0530405 CONFIG_SYS_CPC_REINIT_F
406 This CONFIG is defined when the CPC is configured as SRAM at the
Bin Menga1875592016-02-05 19:30:11 -0800407 time of U-Boot entry and is required to be re-initialized.
Aneesh Bansalfb4a2402014-03-18 23:40:26 +0530408
Tang Yuantianaade2002014-04-17 15:33:46 +0800409 CONFIG_DEEP_SLEEP
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -0800410 Indicates this SoC supports deep sleep feature. If deep sleep is
Tang Yuantianaade2002014-04-17 15:33:46 +0800411 supported, core will start to execute uboot when wakes up.
412
Daniel Schwierzeck6cb461b2012-04-02 02:57:56 +0000413- Generic CPU options:
414 CONFIG_SYS_BIG_ENDIAN, CONFIG_SYS_LITTLE_ENDIAN
415
416 Defines the endianess of the CPU. Implementation of those
417 values is arch specific.
418
York Sun5614e712013-09-30 09:22:09 -0700419 CONFIG_SYS_FSL_DDR
420 Freescale DDR driver in use. This type of DDR controller is
421 found in mpc83xx, mpc85xx, mpc86xx as well as some ARM core
422 SoCs.
423
424 CONFIG_SYS_FSL_DDR_ADDR
425 Freescale DDR memory-mapped register base.
426
427 CONFIG_SYS_FSL_DDR_EMU
428 Specify emulator support for DDR. Some DDR features such as
429 deskew training are not available.
430
431 CONFIG_SYS_FSL_DDRC_GEN1
432 Freescale DDR1 controller.
433
434 CONFIG_SYS_FSL_DDRC_GEN2
435 Freescale DDR2 controller.
436
437 CONFIG_SYS_FSL_DDRC_GEN3
438 Freescale DDR3 controller.
439
York Sun34e026f2014-03-27 17:54:47 -0700440 CONFIG_SYS_FSL_DDRC_GEN4
441 Freescale DDR4 controller.
442
York Sun9ac4ffb2013-09-30 14:20:51 -0700443 CONFIG_SYS_FSL_DDRC_ARM_GEN3
444 Freescale DDR3 controller for ARM-based SoCs.
445
York Sun5614e712013-09-30 09:22:09 -0700446 CONFIG_SYS_FSL_DDR1
447 Board config to use DDR1. It can be enabled for SoCs with
448 Freescale DDR1 or DDR2 controllers, depending on the board
449 implemetation.
450
451 CONFIG_SYS_FSL_DDR2
Robert P. J. Day62a3b7d2016-07-15 13:44:45 -0400452 Board config to use DDR2. It can be enabled for SoCs with
York Sun5614e712013-09-30 09:22:09 -0700453 Freescale DDR2 or DDR3 controllers, depending on the board
454 implementation.
455
456 CONFIG_SYS_FSL_DDR3
457 Board config to use DDR3. It can be enabled for SoCs with
York Sun34e026f2014-03-27 17:54:47 -0700458 Freescale DDR3 or DDR3L controllers.
459
460 CONFIG_SYS_FSL_DDR3L
461 Board config to use DDR3L. It can be enabled for SoCs with
462 DDR3L controllers.
463
464 CONFIG_SYS_FSL_DDR4
465 Board config to use DDR4. It can be enabled for SoCs with
466 DDR4 controllers.
York Sun5614e712013-09-30 09:22:09 -0700467
Prabhakar Kushwaha1b4175d2014-01-18 12:28:30 +0530468 CONFIG_SYS_FSL_IFC_BE
469 Defines the IFC controller register space as Big Endian
470
471 CONFIG_SYS_FSL_IFC_LE
472 Defines the IFC controller register space as Little Endian
473
Prabhakar Kushwaha1c407072017-02-02 15:01:26 +0530474 CONFIG_SYS_FSL_IFC_CLK_DIV
475 Defines divider of platform clock(clock input to IFC controller).
476
Prabhakar Kushwahaadd63f92017-02-02 15:02:00 +0530477 CONFIG_SYS_FSL_LBC_CLK_DIV
478 Defines divider of platform clock(clock input to eLBC controller).
479
Prabhakar Kushwaha690e4252014-01-13 11:28:04 +0530480 CONFIG_SYS_FSL_PBL_PBI
481 It enables addition of RCW (Power on reset configuration) in built image.
482 Please refer doc/README.pblimage for more details
483
484 CONFIG_SYS_FSL_PBL_RCW
485 It adds PBI(pre-boot instructions) commands in u-boot build image.
486 PBI commands can be used to configure SoC before it starts the execution.
487 Please refer doc/README.pblimage for more details
488
York Sun4e5b1bd2014-02-10 13:59:42 -0800489 CONFIG_SYS_FSL_DDR_BE
490 Defines the DDR controller register space as Big Endian
491
492 CONFIG_SYS_FSL_DDR_LE
493 Defines the DDR controller register space as Little Endian
494
York Sun6b9e3092014-02-10 13:59:43 -0800495 CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY
496 Physical address from the view of DDR controllers. It is the
497 same as CONFIG_SYS_DDR_SDRAM_BASE for all Power SoCs. But
498 it could be different for ARM SoCs.
499
York Sun6b1e1252014-02-10 13:59:44 -0800500 CONFIG_SYS_FSL_DDR_INTLV_256B
501 DDR controller interleaving on 256-byte. This is a special
502 interleaving mode, handled by Dickens for Freescale layerscape
503 SoCs with ARM core.
504
York Sun1d71efb2014-08-01 15:51:00 -0700505 CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS
506 Number of controllers used as main memory.
507
508 CONFIG_SYS_FSL_OTHER_DDR_NUM_CTRLS
509 Number of controllers used for other than main memory.
510
Prabhakar Kushwaha44937212015-11-09 16:42:07 +0530511 CONFIG_SYS_FSL_HAS_DP_DDR
512 Defines the SoC has DP-DDR used for DPAA.
513
Ruchika Gupta028dbb82014-09-09 11:50:31 +0530514 CONFIG_SYS_FSL_SEC_BE
515 Defines the SEC controller register space as Big Endian
516
517 CONFIG_SYS_FSL_SEC_LE
518 Defines the SEC controller register space as Little Endian
519
Daniel Schwierzeck92bbd642011-07-27 13:22:39 +0200520- MIPS CPU options:
521 CONFIG_SYS_INIT_SP_OFFSET
522
523 Offset relative to CONFIG_SYS_SDRAM_BASE for initial stack
524 pointer. This is needed for the temporary stack before
525 relocation.
526
Daniel Schwierzeck92bbd642011-07-27 13:22:39 +0200527 CONFIG_XWAY_SWAP_BYTES
528
529 Enable compilation of tools/xway-swap-bytes needed for Lantiq
530 XWAY SoCs for booting from NOR flash. The U-Boot image needs to
531 be swapped if a flash programmer is used.
532
Christian Rieschb67d8812012-02-02 00:44:39 +0000533- ARM options:
534 CONFIG_SYS_EXCEPTION_VECTORS_HIGH
535
536 Select high exception vectors of the ARM core, e.g., do not
537 clear the V bit of the c1 register of CP15.
538
York Sun207774b2015-03-20 19:28:08 -0700539 COUNTER_FREQUENCY
540 Generic timer clock source frequency.
541
542 COUNTER_FREQUENCY_REAL
543 Generic timer clock source frequency if the real clock is
544 different from COUNTER_FREQUENCY, and can only be determined
545 at run time.
546
Stephen Warren73c38932015-01-19 16:25:52 -0700547- Tegra SoC options:
548 CONFIG_TEGRA_SUPPORT_NON_SECURE
549
550 Support executing U-Boot in non-secure (NS) mode. Certain
551 impossible actions will be skipped if the CPU is in NS mode,
552 such as ARM architectural timer initialization.
553
wdenk5da627a2003-10-09 20:09:04 +0000554- Linux Kernel Interface:
wdenkc6097192002-11-03 00:24:07 +0000555 CONFIG_CLOCKS_IN_MHZ
556
557 U-Boot stores all clock information in Hz
558 internally. For binary compatibility with older Linux
559 kernels (which expect the clocks passed in the
560 bd_info data to be in MHz) the environment variable
561 "clocks_in_mhz" can be defined so that U-Boot
562 converts clock data to MHZ before passing it to the
563 Linux kernel.
wdenkc6097192002-11-03 00:24:07 +0000564 When CONFIG_CLOCKS_IN_MHZ is defined, a definition of
Wolfgang Denk218ca722008-03-26 10:40:12 +0100565 "clocks_in_mhz=1" is automatically included in the
wdenkc6097192002-11-03 00:24:07 +0000566 default environment.
567
wdenk5da627a2003-10-09 20:09:04 +0000568 CONFIG_MEMSIZE_IN_BYTES [relevant for MIPS only]
569
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -0800570 When transferring memsize parameter to Linux, some versions
wdenk5da627a2003-10-09 20:09:04 +0000571 expect it to be in bytes, others in MB.
572 Define CONFIG_MEMSIZE_IN_BYTES to make it in bytes.
573
Gerald Van Barenfec6d9e2008-06-03 20:34:45 -0400574 CONFIG_OF_LIBFDT
Wolfgang Denkf57f70a2005-10-13 01:45:54 +0200575
576 New kernel versions are expecting firmware settings to be
Gerald Van Baren213bf8c2007-03-31 12:23:51 -0400577 passed using flattened device trees (based on open firmware
578 concepts).
579
580 CONFIG_OF_LIBFDT
581 * New libfdt-based support
582 * Adds the "fdt" command
Kim Phillips3bb342f2007-08-10 14:34:14 -0500583 * The bootm command automatically updates the fdt
Gerald Van Baren213bf8c2007-03-31 12:23:51 -0400584
Wolfgang Denkf57f70a2005-10-13 01:45:54 +0200585 OF_TBCLK - The timebase frequency.
Kumar Galac2871f02006-01-11 13:59:02 -0600586 OF_STDOUT_PATH - The path to the console device
Wolfgang Denkf57f70a2005-10-13 01:45:54 +0200587
Marcel Ziswiler11ccc332008-07-09 08:17:15 +0200588 boards with QUICC Engines require OF_QE to set UCC MAC
589 addresses
Kim Phillips3bb342f2007-08-10 14:34:14 -0500590
Kumar Gala4e253132006-01-11 13:54:17 -0600591 CONFIG_OF_BOARD_SETUP
592
593 Board code has addition modification that it wants to make
594 to the flat device tree before handing it off to the kernel
wdenk6705d812004-08-02 23:22:59 +0000595
Simon Glassc654b512014-10-23 18:58:54 -0600596 CONFIG_OF_SYSTEM_SETUP
597
598 Other code has addition modification that it wants to make
599 to the flat device tree before handing it off to the kernel.
600 This causes ft_system_setup() to be called before booting
601 the kernel.
602
Heiko Schocher3887c3f2009-09-23 07:56:08 +0200603 CONFIG_OF_IDE_FIXUP
604
605 U-Boot can detect if an IDE device is present or not.
606 If not, and this new config option is activated, U-Boot
607 removes the ATA node from the DTS before booting Linux,
608 so the Linux IDE driver does not probe the device and
609 crash. This is needed for buggy hardware (uc101) where
610 no pull down resistor is connected to the signal IDE5V_DD7.
611
Igor Grinberg7eb29392011-07-14 05:45:07 +0000612 CONFIG_MACH_TYPE [relevant for ARM only][mandatory]
613
614 This setting is mandatory for all boards that have only one
615 machine type and must be used to specify the machine type
616 number as it appears in the ARM machine registry
617 (see http://www.arm.linux.org.uk/developer/machines/).
618 Only boards that have multiple machine types supported
619 in a single configuration file and the machine type is
620 runtime discoverable, do not have to use this setting.
621
Niklaus Giger0b2f4ec2008-11-03 22:13:47 +0100622- vxWorks boot parameters:
623
624 bootvx constructs a valid bootline using the following
Bin Meng9e98b7e2015-10-07 20:19:17 -0700625 environments variables: bootdev, bootfile, ipaddr, netmask,
626 serverip, gatewayip, hostname, othbootargs.
Niklaus Giger0b2f4ec2008-11-03 22:13:47 +0100627 It loads the vxWorks image pointed bootfile.
628
Niklaus Giger0b2f4ec2008-11-03 22:13:47 +0100629 Note: If a "bootargs" environment is defined, it will overwride
630 the defaults discussed just above.
631
Aneesh V2c451f72011-06-16 23:30:47 +0000632- Cache Configuration:
Aneesh V2c451f72011-06-16 23:30:47 +0000633 CONFIG_SYS_L2CACHE_OFF- Do not enable L2 cache in U-Boot
634
Aneesh V93bc2192011-06-16 23:30:51 +0000635- Cache Configuration for ARM:
636 CONFIG_SYS_L2_PL310 - Enable support for ARM PL310 L2 cache
637 controller
638 CONFIG_SYS_PL310_BASE - Physical base address of PL310
639 controller register space
640
wdenk6705d812004-08-02 23:22:59 +0000641- Serial Ports:
Andreas Engel48d01922008-09-08 14:30:53 +0200642 CONFIG_PL010_SERIAL
wdenk6705d812004-08-02 23:22:59 +0000643
644 Define this if you want support for Amba PrimeCell PL010 UARTs.
645
Andreas Engel48d01922008-09-08 14:30:53 +0200646 CONFIG_PL011_SERIAL
wdenk6705d812004-08-02 23:22:59 +0000647
648 Define this if you want support for Amba PrimeCell PL011 UARTs.
649
650 CONFIG_PL011_CLOCK
651
652 If you have Amba PrimeCell PL011 UARTs, set this variable to
653 the clock speed of the UARTs.
654
655 CONFIG_PL01x_PORTS
656
657 If you have Amba PrimeCell PL010 or PL011 UARTs on your board,
658 define this to a list of base addresses for each (supported)
659 port. See e.g. include/configs/versatile.h
660
Karicheri, Muralidharand57dee52014-04-09 15:38:46 -0400661 CONFIG_SERIAL_HW_FLOW_CONTROL
662
663 Define this variable to enable hw flow control in serial driver.
664 Current user of this option is drivers/serial/nsl16550.c driver
wdenk6705d812004-08-02 23:22:59 +0000665
wdenkc6097192002-11-03 00:24:07 +0000666- Console Baudrate:
667 CONFIG_BAUDRATE - in bps
668 Select one of the baudrates listed in
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200669 CONFIG_SYS_BAUDRATE_TABLE, see below.
wdenkc6097192002-11-03 00:24:07 +0000670
wdenkc6097192002-11-03 00:24:07 +0000671- Autoboot Command:
672 CONFIG_BOOTCOMMAND
673 Only needed when CONFIG_BOOTDELAY is enabled;
674 define a command string that is automatically executed
675 when no character is read on the console interface
676 within "Boot Delay" after reset.
677
wdenkc6097192002-11-03 00:24:07 +0000678 CONFIG_RAMBOOT and CONFIG_NFSBOOT
wdenk43d96162003-03-06 00:02:04 +0000679 The value of these goes into the environment as
680 "ramboot" and "nfsboot" respectively, and can be used
681 as a convenience, when switching between booting from
Marcel Ziswiler11ccc332008-07-09 08:17:15 +0200682 RAM and NFS.
wdenkc6097192002-11-03 00:24:07 +0000683
wdenkc6097192002-11-03 00:24:07 +0000684- Serial Download Echo Mode:
685 CONFIG_LOADS_ECHO
686 If defined to 1, all characters received during a
687 serial download (using the "loads" command) are
688 echoed back. This might be needed by some terminal
689 emulations (like "cu"), but may as well just take
690 time on others. This setting #define's the initial
691 value of the "loads_echo" environment variable.
692
Jon Loeliger602ad3b2007-06-11 19:03:39 -0500693- Kgdb Serial Baudrate: (if CONFIG_CMD_KGDB is defined)
wdenkc6097192002-11-03 00:24:07 +0000694 CONFIG_KGDB_BAUDRATE
695 Select one of the baudrates listed in
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200696 CONFIG_SYS_BAUDRATE_TABLE, see below.
wdenkc6097192002-11-03 00:24:07 +0000697
Simon Glass302a6482016-03-13 19:07:28 -0600698- Removal of commands
699 If no commands are needed to boot, you can disable
700 CONFIG_CMDLINE to remove them. In this case, the command line
701 will not be available, and when U-Boot wants to execute the
702 boot command (on start-up) it will call board_run_command()
703 instead. This can reduce image size significantly for very
704 simple boot procedures.
705
Wolfgang Denka5ecbe62013-03-23 23:50:31 +0000706- Regular expression support:
707 CONFIG_REGEX
Wolfgang Denk93e14592013-10-04 17:43:24 +0200708 If this variable is defined, U-Boot is linked against
709 the SLRE (Super Light Regular Expression) library,
710 which adds regex support to some commands, as for
711 example "env grep" and "setexpr".
Wolfgang Denka5ecbe62013-03-23 23:50:31 +0000712
Simon Glass45ba8072011-10-15 05:48:20 +0000713- Device tree:
714 CONFIG_OF_CONTROL
715 If this variable is defined, U-Boot will use a device tree
716 to configure its devices, instead of relying on statically
717 compiled #defines in the board file. This option is
718 experimental and only available on a few boards. The device
719 tree is available in the global data as gd->fdt_blob.
720
Simon Glass2c0f79e2011-10-24 19:15:31 +0000721 U-Boot needs to get its device tree from somewhere. This can
Alex Deymo82f766d2017-04-02 01:25:20 -0700722 be done using one of the three options below:
Simon Glassbbb0b122011-10-15 05:48:21 +0000723
724 CONFIG_OF_EMBED
725 If this variable is defined, U-Boot will embed a device tree
726 binary in its image. This device tree file should be in the
727 board directory and called <soc>-<board>.dts. The binary file
728 is then picked up in board_init_f() and made available through
Nobuhiro Iwamatsueb3eb602017-08-26 07:34:14 +0900729 the global data structure as gd->fdt_blob.
Simon Glass45ba8072011-10-15 05:48:20 +0000730
Simon Glass2c0f79e2011-10-24 19:15:31 +0000731 CONFIG_OF_SEPARATE
732 If this variable is defined, U-Boot will build a device tree
733 binary. It will be called u-boot.dtb. Architecture-specific
734 code will locate it at run-time. Generally this works by:
735
736 cat u-boot.bin u-boot.dtb >image.bin
737
738 and in fact, U-Boot does this for you, creating a file called
739 u-boot-dtb.bin which is useful in the common case. You can
740 still use the individual files if you need something more
741 exotic.
742
Alex Deymo82f766d2017-04-02 01:25:20 -0700743 CONFIG_OF_BOARD
744 If this variable is defined, U-Boot will use the device tree
745 provided by the board at runtime instead of embedding one with
746 the image. Only boards defining board_fdt_blob_setup() support
747 this option (see include/fdtdec.h file).
748
wdenkc6097192002-11-03 00:24:07 +0000749- Watchdog:
750 CONFIG_WATCHDOG
751 If this variable is defined, it enables watchdog
Detlev Zundel6abe6fb2011-04-27 05:25:59 +0000752 support for the SoC. There must be support in the SoC
Christophe Leroy907208c2017-07-06 10:23:22 +0200753 specific code for a watchdog. For the 8xx
754 CPUs, the SIU Watchdog feature is enabled in the SYPCR
755 register. When supported for a specific SoC is
756 available, then no further board specific code should
757 be needed to use it.
Detlev Zundel6abe6fb2011-04-27 05:25:59 +0000758
759 CONFIG_HW_WATCHDOG
760 When using a watchdog circuitry external to the used
761 SoC, then define this variable and provide board
762 specific code for the "hw_watchdog_reset" function.
wdenkc6097192002-11-03 00:24:07 +0000763
764- Real-Time Clock:
765
Jon Loeliger602ad3b2007-06-11 19:03:39 -0500766 When CONFIG_CMD_DATE is selected, the type of the RTC
wdenkc6097192002-11-03 00:24:07 +0000767 has to be selected, too. Define exactly one of the
768 following options:
769
wdenkc6097192002-11-03 00:24:07 +0000770 CONFIG_RTC_PCF8563 - use Philips PCF8563 RTC
Fabio Estevam4e8b7542011-10-24 06:44:15 +0000771 CONFIG_RTC_MC13XXX - use MC13783 or MC13892 RTC
wdenkc6097192002-11-03 00:24:07 +0000772 CONFIG_RTC_MC146818 - use MC146818 RTC
wdenk1cb8e982003-03-06 21:55:29 +0000773 CONFIG_RTC_DS1307 - use Maxim, Inc. DS1307 RTC
wdenkc6097192002-11-03 00:24:07 +0000774 CONFIG_RTC_DS1337 - use Maxim, Inc. DS1337 RTC
wdenk7f70e852003-05-20 14:25:27 +0000775 CONFIG_RTC_DS1338 - use Maxim, Inc. DS1338 RTC
Markus Niebel412921d2014-07-21 11:06:16 +0200776 CONFIG_RTC_DS1339 - use Maxim, Inc. DS1339 RTC
wdenk3bac3512003-03-12 10:41:04 +0000777 CONFIG_RTC_DS164x - use Dallas DS164x RTC
Tor Krill9536dfc2008-03-15 15:40:26 +0100778 CONFIG_RTC_ISL1208 - use Intersil ISL1208 RTC
wdenk4c0d4c32004-06-09 17:34:58 +0000779 CONFIG_RTC_MAX6900 - use Maxim, Inc. MAX6900 RTC
Chris Packham2bd3cab2017-05-30 12:03:33 +1200780 CONFIG_RTC_DS1337_NOOSC - Turn off the OSC output for DS1337
Heiko Schocher71d19f32011-03-28 09:24:22 +0200781 CONFIG_SYS_RV3029_TCR - enable trickle charger on
782 RV3029 RTC.
wdenkc6097192002-11-03 00:24:07 +0000783
wdenkb37c7e52003-06-30 16:24:52 +0000784 Note that if the RTC uses I2C, then the I2C interface
785 must also be configured. See I2C Support, below.
786
Peter Tysere92739d2008-12-17 16:36:21 -0600787- GPIO Support:
788 CONFIG_PCA953X - use NXP's PCA953X series I2C GPIO
Peter Tysere92739d2008-12-17 16:36:21 -0600789
Chris Packham5dec49c2010-12-19 10:12:13 +0000790 The CONFIG_SYS_I2C_PCA953X_WIDTH option specifies a list of
791 chip-ngpio pairs that tell the PCA953X driver the number of
792 pins supported by a particular chip.
793
Peter Tysere92739d2008-12-17 16:36:21 -0600794 Note that if the GPIO device uses I2C, then the I2C interface
795 must also be configured. See I2C Support, below.
796
Simon Glassaa532332014-06-11 23:29:41 -0600797- I/O tracing:
798 When CONFIG_IO_TRACE is selected, U-Boot intercepts all I/O
799 accesses and can checksum them or write a list of them out
800 to memory. See the 'iotrace' command for details. This is
801 useful for testing device drivers since it can confirm that
802 the driver behaves the same way before and after a code
803 change. Currently this is supported on sandbox and arm. To
804 add support for your architecture, add '#include <iotrace.h>'
805 to the bottom of arch/<arch>/include/asm/io.h and test.
806
807 Example output from the 'iotrace stats' command is below.
808 Note that if the trace buffer is exhausted, the checksum will
809 still continue to operate.
810
811 iotrace is enabled
812 Start: 10000000 (buffer start address)
813 Size: 00010000 (buffer size)
814 Offset: 00000120 (current buffer offset)
815 Output: 10000120 (start + offset)
816 Count: 00000018 (number of trace records)
817 CRC32: 9526fb66 (CRC32 of all trace records)
818
wdenkc6097192002-11-03 00:24:07 +0000819- Timestamp Support:
820
wdenk43d96162003-03-06 00:02:04 +0000821 When CONFIG_TIMESTAMP is selected, the timestamp
822 (date and time) of an image is printed by image
823 commands like bootm or iminfo. This option is
Jon Loeliger602ad3b2007-06-11 19:03:39 -0500824 automatically enabled when you select CONFIG_CMD_DATE .
wdenkc6097192002-11-03 00:24:07 +0000825
Karl O. Pinc923c46f2012-08-16 06:20:15 +0000826- Partition Labels (disklabels) Supported:
827 Zero or more of the following:
828 CONFIG_MAC_PARTITION Apple's MacOS partition table.
Karl O. Pinc923c46f2012-08-16 06:20:15 +0000829 CONFIG_ISO_PARTITION ISO partition table, used on CDROM etc.
830 CONFIG_EFI_PARTITION GPT partition table, common when EFI is the
831 bootloader. Note 2TB partition limit; see
832 disk/part_efi.c
Simon Glassc649e3c2016-05-01 11:36:02 -0600833 CONFIG_SCSI) you must configure support for at
Karl O. Pinc923c46f2012-08-16 06:20:15 +0000834 least one non-MTD partition type as well.
wdenkc6097192002-11-03 00:24:07 +0000835
836- IDE Reset method:
wdenk4d13cba2004-03-14 14:09:05 +0000837 CONFIG_IDE_RESET_ROUTINE - this is defined in several
838 board configurations files but used nowhere!
wdenkc6097192002-11-03 00:24:07 +0000839
wdenk4d13cba2004-03-14 14:09:05 +0000840 CONFIG_IDE_RESET - is this is defined, IDE Reset will
841 be performed by calling the function
842 ide_set_reset(int reset)
843 which has to be defined in a board specific file
wdenkc6097192002-11-03 00:24:07 +0000844
845- ATAPI Support:
846 CONFIG_ATAPI
847
848 Set this to enable ATAPI support.
849
wdenkc40b2952004-03-13 23:29:43 +0000850- LBA48 Support
851 CONFIG_LBA48
852
853 Set this to enable support for disks larger than 137GB
Heiko Schocher4b142fe2009-12-03 11:21:21 +0100854 Also look at CONFIG_SYS_64BIT_LBA.
wdenkc40b2952004-03-13 23:29:43 +0000855 Whithout these , LBA48 support uses 32bit variables and will 'only'
856 support disks up to 2.1TB.
857
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200858 CONFIG_SYS_64BIT_LBA:
wdenkc40b2952004-03-13 23:29:43 +0000859 When enabled, makes the IDE subsystem use 64bit sector addresses.
860 Default is 32bit.
861
wdenkc6097192002-11-03 00:24:07 +0000862- SCSI Support:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200863 CONFIG_SYS_SCSI_MAX_LUN [8], CONFIG_SYS_SCSI_MAX_SCSI_ID [7] and
864 CONFIG_SYS_SCSI_MAX_DEVICE [CONFIG_SYS_SCSI_MAX_SCSI_ID *
865 CONFIG_SYS_SCSI_MAX_LUN] can be adjusted to define the
wdenkc6097192002-11-03 00:24:07 +0000866 maximum numbers of LUNs, SCSI ID's and target
867 devices.
wdenkc6097192002-11-03 00:24:07 +0000868
Wolfgang Denk93e14592013-10-04 17:43:24 +0200869 The environment variable 'scsidevs' is set to the number of
870 SCSI devices found during the last scan.
Stefan Reinauer447c0312012-10-29 05:23:48 +0000871
wdenkc6097192002-11-03 00:24:07 +0000872- NETWORK Support (PCI):
wdenk682011f2003-06-03 23:54:09 +0000873 CONFIG_E1000
Kyle Moffettce5207e2011-10-18 11:05:29 +0000874 Support for Intel 8254x/8257x gigabit chips.
875
876 CONFIG_E1000_SPI
877 Utility code for direct access to the SPI bus on Intel 8257x.
878 This does not do anything useful unless you set at least one
879 of CONFIG_CMD_E1000 or CONFIG_E1000_SPI_GENERIC.
880
881 CONFIG_E1000_SPI_GENERIC
882 Allow generic access to the SPI bus on the Intel 8257x, for
883 example with the "sspi" command.
884
wdenkc6097192002-11-03 00:24:07 +0000885 CONFIG_EEPRO100
886 Support for Intel 82557/82559/82559ER chips.
Marcel Ziswiler11ccc332008-07-09 08:17:15 +0200887 Optional CONFIG_EEPRO100_SROM_WRITE enables EEPROM
wdenkc6097192002-11-03 00:24:07 +0000888 write routine for first time initialisation.
889
890 CONFIG_TULIP
891 Support for Digital 2114x chips.
892 Optional CONFIG_TULIP_SELECT_MEDIA for board specific
893 modem chip initialisation (KS8761/QS6611).
894
895 CONFIG_NATSEMI
896 Support for National dp83815 chips.
897
898 CONFIG_NS8382X
899 Support for National dp8382[01] gigabit chips.
900
wdenk45219c42003-05-12 21:50:16 +0000901- NETWORK Support (other):
902
Jens Scharsigc041e9d2010-01-23 12:03:45 +0100903 CONFIG_DRIVER_AT91EMAC
904 Support for AT91RM9200 EMAC.
905
906 CONFIG_RMII
907 Define this to use reduced MII inteface
908
909 CONFIG_DRIVER_AT91EMAC_QUIET
910 If this defined, the driver is quiet.
911 The driver doen't show link status messages.
912
Rob Herringefdd7312011-12-15 11:15:49 +0000913 CONFIG_CALXEDA_XGMAC
914 Support for the Calxeda XGMAC device
915
Ashok3bb46d22012-10-15 06:20:47 +0000916 CONFIG_LAN91C96
wdenk45219c42003-05-12 21:50:16 +0000917 Support for SMSC's LAN91C96 chips.
918
wdenk45219c42003-05-12 21:50:16 +0000919 CONFIG_LAN91C96_USE_32_BIT
920 Define this to enable 32 bit addressing
921
Ashok3bb46d22012-10-15 06:20:47 +0000922 CONFIG_SMC91111
wdenkf39748a2004-06-09 13:37:52 +0000923 Support for SMSC's LAN91C111 chip
924
925 CONFIG_SMC91111_BASE
926 Define this to hold the physical address
927 of the device (I/O space)
928
929 CONFIG_SMC_USE_32_BIT
930 Define this if data bus is 32 bits
931
932 CONFIG_SMC_USE_IOFUNCS
933 Define this to use i/o functions instead of macros
934 (some hardware wont work with macros)
935
Heiko Schocherdc02bad2011-11-15 10:00:04 -0500936 CONFIG_SYS_DAVINCI_EMAC_PHY_COUNT
937 Define this if you have more then 3 PHYs.
938
Macpaul Linb3dbf4a52010-12-21 16:59:46 +0800939 CONFIG_FTGMAC100
940 Support for Faraday's FTGMAC100 Gigabit SoC Ethernet
941
942 CONFIG_FTGMAC100_EGIGA
943 Define this to use GE link update with gigabit PHY.
944 Define this if FTGMAC100 is connected to gigabit PHY.
945 If your system has 10/100 PHY only, it might not occur
946 wrong behavior. Because PHY usually return timeout or
947 useless data when polling gigabit status and gigabit
948 control registers. This behavior won't affect the
949 correctnessof 10/100 link speed update.
950
Yoshihiro Shimoda3d0075f2011-01-27 10:06:03 +0900951 CONFIG_SH_ETHER
952 Support for Renesas on-chip Ethernet controller
953
954 CONFIG_SH_ETHER_USE_PORT
955 Define the number of ports to be used
956
957 CONFIG_SH_ETHER_PHY_ADDR
958 Define the ETH PHY's address
959
Yoshihiro Shimoda68260aa2011-01-27 10:06:08 +0900960 CONFIG_SH_ETHER_CACHE_WRITEBACK
961 If this option is set, the driver enables cache flush.
962
Vadim Bendebury5e124722011-10-17 08:36:14 +0000963- TPM Support:
Che-liang Chiou90899cc2013-04-12 11:04:34 +0000964 CONFIG_TPM
965 Support TPM devices.
966
Christophe Ricard0766ad22015-10-06 22:54:41 +0200967 CONFIG_TPM_TIS_INFINEON
968 Support for Infineon i2c bus TPM devices. Only one device
Tom Wai-Hong Tam1b393db2013-04-12 11:04:37 +0000969 per system is supported at this time.
970
Tom Wai-Hong Tam1b393db2013-04-12 11:04:37 +0000971 CONFIG_TPM_TIS_I2C_BURST_LIMITATION
972 Define the burst count bytes upper limit
973
Christophe Ricard3aa74082016-01-21 23:27:13 +0100974 CONFIG_TPM_ST33ZP24
975 Support for STMicroelectronics TPM devices. Requires DM_TPM support.
976
977 CONFIG_TPM_ST33ZP24_I2C
978 Support for STMicroelectronics ST33ZP24 I2C devices.
979 Requires TPM_ST33ZP24 and I2C.
980
Christophe Ricardb75fdc12016-01-21 23:27:14 +0100981 CONFIG_TPM_ST33ZP24_SPI
982 Support for STMicroelectronics ST33ZP24 SPI devices.
983 Requires TPM_ST33ZP24 and SPI.
984
Dirk Eibachc01939c2013-06-26 15:55:15 +0200985 CONFIG_TPM_ATMEL_TWI
986 Support for Atmel TWI TPM device. Requires I2C support.
987
Che-liang Chiou90899cc2013-04-12 11:04:34 +0000988 CONFIG_TPM_TIS_LPC
Vadim Bendebury5e124722011-10-17 08:36:14 +0000989 Support for generic parallel port TPM devices. Only one device
990 per system is supported at this time.
991
992 CONFIG_TPM_TIS_BASE_ADDRESS
993 Base address where the generic TPM device is mapped
994 to. Contemporary x86 systems usually map it at
995 0xfed40000.
996
Reinhard Pfaube6c1522013-06-26 15:55:13 +0200997 CONFIG_TPM
998 Define this to enable the TPM support library which provides
999 functional interfaces to some TPM commands.
1000 Requires support for a TPM device.
1001
1002 CONFIG_TPM_AUTH_SESSIONS
1003 Define this to enable authorized functions in the TPM library.
1004 Requires CONFIG_TPM and CONFIG_SHA1.
1005
wdenkc6097192002-11-03 00:24:07 +00001006- USB Support:
1007 At the moment only the UHCI host controller is
Heiko Schocher064b55c2017-06-14 05:49:40 +02001008 supported (PIP405, MIP405); define
wdenkc6097192002-11-03 00:24:07 +00001009 CONFIG_USB_UHCI to enable it.
1010 define CONFIG_USB_KEYBOARD to enable the USB Keyboard
wdenk30d56fa2004-10-09 22:44:59 +00001011 and define CONFIG_USB_STORAGE to enable the USB
wdenkc6097192002-11-03 00:24:07 +00001012 storage devices.
1013 Note:
1014 Supported are USB Keyboards and USB Floppy drives
1015 (TEAC FD-05PUB).
wdenk4d13cba2004-03-14 14:09:05 +00001016
Simon Glass9ab4ce22012-02-27 10:52:47 +00001017 CONFIG_USB_EHCI_TXFIFO_THRESH enables setting of the
1018 txfilltuning field in the EHCI controller on reset.
1019
Oleksandr Tymoshenko6e9e0622014-02-01 21:51:25 -07001020 CONFIG_USB_DWC2_REG_ADDR the physical CPU address of the DWC2
1021 HW module registers.
1022
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001023- USB Device:
1024 Define the below if you wish to use the USB console.
1025 Once firmware is rebuilt from a serial console issue the
1026 command "setenv stdin usbtty; setenv stdout usbtty" and
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001027 attach your USB cable. The Unix command "dmesg" should print
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001028 it has found a new device. The environment variable usbtty
1029 can be set to gserial or cdc_acm to enable your device to
Wolfgang Denk386eda02006-06-14 18:14:56 +02001030 appear to a USB host as a Linux gserial device or a
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001031 Common Device Class Abstract Control Model serial device.
1032 If you select usbtty = gserial you should be able to enumerate
1033 a Linux host by
1034 # modprobe usbserial vendor=0xVendorID product=0xProductID
1035 else if using cdc_acm, simply setting the environment
1036 variable usbtty to be cdc_acm should suffice. The following
1037 might be defined in YourBoardName.h
Wolfgang Denk386eda02006-06-14 18:14:56 +02001038
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001039 CONFIG_USB_DEVICE
1040 Define this to build a UDC device
wdenkc6097192002-11-03 00:24:07 +00001041
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001042 CONFIG_USB_TTY
1043 Define this to have a tty type of device available to
1044 talk to the UDC device
Wolfgang Denk386eda02006-06-14 18:14:56 +02001045
Vipin KUMARf9da0f82012-03-26 15:38:06 +05301046 CONFIG_USBD_HS
1047 Define this to enable the high speed support for usb
1048 device and usbtty. If this feature is enabled, a routine
1049 int is_usbd_high_speed(void)
1050 also needs to be defined by the driver to dynamically poll
1051 whether the enumeration has succeded at high speed or full
1052 speed.
1053
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001054 CONFIG_SYS_CONSOLE_IS_IN_ENV
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001055 Define this if you want stdin, stdout &/or stderr to
1056 be set to usbtty.
1057
Wolfgang Denk386eda02006-06-14 18:14:56 +02001058 If you have a USB-IF assigned VendorID then you may wish to
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001059 define your own vendor specific values either in BoardName.h
Wolfgang Denk386eda02006-06-14 18:14:56 +02001060 or directly in usbd_vendor_info.h. If you don't define
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001061 CONFIG_USBD_MANUFACTURER, CONFIG_USBD_PRODUCT_NAME,
1062 CONFIG_USBD_VENDORID and CONFIG_USBD_PRODUCTID, then U-Boot
1063 should pretend to be a Linux device to it's target host.
1064
1065 CONFIG_USBD_MANUFACTURER
1066 Define this string as the name of your company for
1067 - CONFIG_USBD_MANUFACTURER "my company"
Wolfgang Denk386eda02006-06-14 18:14:56 +02001068
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001069 CONFIG_USBD_PRODUCT_NAME
1070 Define this string as the name of your product
1071 - CONFIG_USBD_PRODUCT_NAME "acme usb device"
1072
1073 CONFIG_USBD_VENDORID
1074 Define this as your assigned Vendor ID from the USB
1075 Implementors Forum. This *must* be a genuine Vendor ID
1076 to avoid polluting the USB namespace.
1077 - CONFIG_USBD_VENDORID 0xFFFF
Wolfgang Denk386eda02006-06-14 18:14:56 +02001078
Wolfgang Denk16c8d5e2006-06-14 17:45:53 +02001079 CONFIG_USBD_PRODUCTID
1080 Define this as the unique Product ID
1081 for your device
1082 - CONFIG_USBD_PRODUCTID 0xFFFF
wdenkc6097192002-11-03 00:24:07 +00001083
Igor Grinbergd70a5602011-12-12 12:08:35 +02001084- ULPI Layer Support:
1085 The ULPI (UTMI Low Pin (count) Interface) PHYs are supported via
1086 the generic ULPI layer. The generic layer accesses the ULPI PHY
1087 via the platform viewport, so you need both the genric layer and
1088 the viewport enabled. Currently only Chipidea/ARC based
1089 viewport is supported.
1090 To enable the ULPI layer support, define CONFIG_USB_ULPI and
1091 CONFIG_USB_ULPI_VIEWPORT in your board configuration file.
Lucas Stach6d365ea2012-10-01 00:44:35 +02001092 If your ULPI phy needs a different reference clock than the
1093 standard 24 MHz then you have to define CONFIG_ULPI_REF_CLK to
1094 the appropriate value in Hz.
wdenkc6097192002-11-03 00:24:07 +00001095
1096- MMC Support:
1097 The MMC controller on the Intel PXA is supported. To
1098 enable this define CONFIG_MMC. The MMC can be
1099 accessed from the boot prompt by mapping the device
1100 to physical memory similar to flash. Command line is
Jon Loeliger602ad3b2007-06-11 19:03:39 -05001101 enabled with CONFIG_CMD_MMC. The MMC driver also works with
1102 the FAT fs. This is enabled with CONFIG_CMD_FAT.
wdenkc6097192002-11-03 00:24:07 +00001103
Yoshihiro Shimodaafb35662011-07-04 22:21:22 +00001104 CONFIG_SH_MMCIF
1105 Support for Renesas on-chip MMCIF controller
1106
1107 CONFIG_SH_MMCIF_ADDR
1108 Define the base address of MMCIF registers
1109
1110 CONFIG_SH_MMCIF_CLK
1111 Define the clock frequency for MMCIF
1112
Tom Rinib3ba6e92013-03-14 05:32:47 +00001113- USB Device Firmware Update (DFU) class support:
Marek Vasutbb4059a2018-02-16 16:41:18 +01001114 CONFIG_DFU_OVER_USB
Tom Rinib3ba6e92013-03-14 05:32:47 +00001115 This enables the USB portion of the DFU USB class
1116
Pantelis Antoniouc6631762013-03-14 05:32:52 +00001117 CONFIG_DFU_NAND
1118 This enables support for exposing NAND devices via DFU.
1119
Afzal Mohammeda9479f02013-09-18 01:15:24 +05301120 CONFIG_DFU_RAM
1121 This enables support for exposing RAM via DFU.
1122 Note: DFU spec refer to non-volatile memory usage, but
1123 allow usages beyond the scope of spec - here RAM usage,
1124 one that would help mostly the developer.
1125
Heiko Schochere7e75c72013-06-12 06:05:51 +02001126 CONFIG_SYS_DFU_DATA_BUF_SIZE
1127 Dfu transfer uses a buffer before writing data to the
1128 raw storage device. Make the size (in bytes) of this buffer
1129 configurable. The size of this buffer is also configurable
1130 through the "dfu_bufsiz" environment variable.
1131
Pantelis Antoniouea2453d2013-03-14 05:32:48 +00001132 CONFIG_SYS_DFU_MAX_FILE_SIZE
1133 When updating files rather than the raw storage device,
1134 we use a static buffer to copy the file into and then write
1135 the buffer once we've been given the whole file. Define
1136 this to the maximum filesize (in bytes) for the buffer.
1137 Default is 4 MiB if undefined.
1138
Heiko Schocher001a8312014-03-18 08:09:56 +01001139 DFU_DEFAULT_POLL_TIMEOUT
1140 Poll timeout [ms], is the timeout a device can send to the
1141 host. The host must wait for this timeout before sending
1142 a subsequent DFU_GET_STATUS request to the device.
1143
1144 DFU_MANIFEST_POLL_TIMEOUT
1145 Poll timeout [ms], which the device sends to the host when
1146 entering dfuMANIFEST state. Host waits this timeout, before
1147 sending again an USB request to the device.
1148
wdenk6705d812004-08-02 23:22:59 +00001149- Journaling Flash filesystem support:
Simon Glassb2482df2016-10-02 18:00:59 -06001150 CONFIG_JFFS2_NAND
wdenk6705d812004-08-02 23:22:59 +00001151 Define these for a default partition on a NAND device
1152
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001153 CONFIG_SYS_JFFS2_FIRST_SECTOR,
1154 CONFIG_SYS_JFFS2_FIRST_BANK, CONFIG_SYS_JFFS2_NUM_BANKS
wdenk6705d812004-08-02 23:22:59 +00001155 Define these for a default partition on a NOR device
1156
wdenkc6097192002-11-03 00:24:07 +00001157- Keyboard Support:
Simon Glass39f615e2015-11-11 10:05:47 -07001158 See Kconfig help for available keyboard drivers.
1159
1160 CONFIG_KEYBOARD
1161
1162 Define this to enable a custom keyboard support.
1163 This simply calls drv_keyboard_init() which must be
1164 defined in your board-specific files. This option is deprecated
1165 and is only used by novena. For new boards, use driver model
1166 instead.
wdenkc6097192002-11-03 00:24:07 +00001167
1168- Video support:
Timur Tabi7d3053f2011-02-15 17:09:19 -06001169 CONFIG_FSL_DIU_FB
Wolfgang Denk04e5ae72011-09-11 21:24:09 +02001170 Enable the Freescale DIU video driver. Reference boards for
Timur Tabi7d3053f2011-02-15 17:09:19 -06001171 SOCs that have a DIU should define this macro to enable DIU
1172 support, and should also define these other macros:
1173
1174 CONFIG_SYS_DIU_ADDR
1175 CONFIG_VIDEO
Timur Tabi7d3053f2011-02-15 17:09:19 -06001176 CONFIG_CFB_CONSOLE
1177 CONFIG_VIDEO_SW_CURSOR
1178 CONFIG_VGA_AS_SINGLE_DEVICE
1179 CONFIG_VIDEO_LOGO
1180 CONFIG_VIDEO_BMP_LOGO
1181
Timur Tabiba8e76b2011-04-11 14:18:22 -05001182 The DIU driver will look for the 'video-mode' environment
1183 variable, and if defined, enable the DIU as a console during
Fabio Estevam8eca9432016-04-02 11:53:18 -03001184 boot. See the documentation file doc/README.video for a
Timur Tabiba8e76b2011-04-11 14:18:22 -05001185 description of this variable.
Timur Tabi7d3053f2011-02-15 17:09:19 -06001186
wdenkc6097192002-11-03 00:24:07 +00001187- LCD Support: CONFIG_LCD
1188
1189 Define this to enable LCD support (for output to LCD
1190 display); also select one of the supported displays
1191 by defining one of these:
1192
Stelian Pop39cf4802008-05-09 21:57:18 +02001193 CONFIG_ATMEL_LCD:
1194
1195 HITACHI TX09D70VM1CCA, 3.5", 240x320.
1196
wdenkfd3103b2003-11-25 16:55:19 +00001197 CONFIG_NEC_NL6448AC33:
wdenkc6097192002-11-03 00:24:07 +00001198
wdenkfd3103b2003-11-25 16:55:19 +00001199 NEC NL6448AC33-18. Active, color, single scan.
wdenkc6097192002-11-03 00:24:07 +00001200
wdenkfd3103b2003-11-25 16:55:19 +00001201 CONFIG_NEC_NL6448BC20
wdenkc6097192002-11-03 00:24:07 +00001202
wdenkfd3103b2003-11-25 16:55:19 +00001203 NEC NL6448BC20-08. 6.5", 640x480.
1204 Active, color, single scan.
1205
1206 CONFIG_NEC_NL6448BC33_54
1207
1208 NEC NL6448BC33-54. 10.4", 640x480.
wdenkc6097192002-11-03 00:24:07 +00001209 Active, color, single scan.
1210
1211 CONFIG_SHARP_16x9
1212
1213 Sharp 320x240. Active, color, single scan.
1214 It isn't 16x9, and I am not sure what it is.
1215
1216 CONFIG_SHARP_LQ64D341
1217
1218 Sharp LQ64D341 display, 640x480.
1219 Active, color, single scan.
1220
1221 CONFIG_HLD1045
1222
1223 HLD1045 display, 640x480.
1224 Active, color, single scan.
1225
1226 CONFIG_OPTREX_BW
1227
1228 Optrex CBL50840-2 NF-FW 99 22 M5
1229 or
1230 Hitachi LMG6912RPFC-00T
1231 or
1232 Hitachi SP14Q002
1233
1234 320x240. Black & white.
1235
Simon Glass676d3192012-10-17 13:24:54 +00001236 CONFIG_LCD_ALIGNMENT
1237
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001238 Normally the LCD is page-aligned (typically 4KB). If this is
Simon Glass676d3192012-10-17 13:24:54 +00001239 defined then the LCD will be aligned to this value instead.
1240 For ARM it is sometimes useful to use MMU_SECTION_SIZE
1241 here, since it is cheaper to change data cache settings on
1242 a per-section basis.
1243
1244
Hannes Petermaier604c7d42015-03-27 08:01:38 +01001245 CONFIG_LCD_ROTATION
1246
1247 Sometimes, for example if the display is mounted in portrait
1248 mode or even if it's mounted landscape but rotated by 180degree,
1249 we need to rotate our content of the display relative to the
1250 framebuffer, so that user can read the messages which are
1251 printed out.
1252 Once CONFIG_LCD_ROTATION is defined, the lcd_console will be
1253 initialized with a given rotation from "vl_rot" out of
1254 "vidinfo_t" which is provided by the board specific code.
1255 The value for vl_rot is coded as following (matching to
1256 fbcon=rotate:<n> linux-kernel commandline):
1257 0 = no rotation respectively 0 degree
1258 1 = 90 degree rotation
1259 2 = 180 degree rotation
1260 3 = 270 degree rotation
1261
1262 If CONFIG_LCD_ROTATION is not defined, the console will be
1263 initialized with 0degree rotation.
1264
Tom Wai-Hong Tam45d7f522012-09-28 15:11:16 +00001265 CONFIG_LCD_BMP_RLE8
1266
1267 Support drawing of RLE8-compressed bitmaps on the LCD.
1268
Tom Wai-Hong Tam735987c2012-12-05 14:46:40 +00001269 CONFIG_I2C_EDID
1270
1271 Enables an 'i2c edid' command which can read EDID
1272 information over I2C from an attached LCD display.
1273
wdenk7152b1d2003-09-05 23:19:14 +00001274- Splash Screen Support: CONFIG_SPLASH_SCREEN
wdenkd791b1d2003-04-20 14:04:18 +00001275
wdenk8bde7f72003-06-27 21:31:46 +00001276 If this option is set, the environment is checked for
1277 a variable "splashimage". If found, the usual display
1278 of logo, copyright and system information on the LCD
wdenke94d2cd2004-06-30 22:59:18 +00001279 is suppressed and the BMP image at the address
wdenk8bde7f72003-06-27 21:31:46 +00001280 specified in "splashimage" is loaded instead. The
1281 console is redirected to the "nulldev", too. This
1282 allows for a "silent" boot where a splash screen is
1283 loaded very quickly after power-on.
wdenkd791b1d2003-04-20 14:04:18 +00001284
Nikita Kiryanovc0880482013-02-24 21:28:43 +00001285 CONFIG_SPLASHIMAGE_GUARD
1286
1287 If this option is set, then U-Boot will prevent the environment
1288 variable "splashimage" from being set to a problematic address
Fabio Estevamab5645f2016-03-23 12:46:12 -03001289 (see doc/README.displaying-bmps).
Nikita Kiryanovc0880482013-02-24 21:28:43 +00001290 This option is useful for targets where, due to alignment
1291 restrictions, an improperly aligned BMP image will cause a data
1292 abort. If you think you will not have problems with unaligned
1293 accesses (for example because your toolchain prevents them)
1294 there is no need to set this option.
1295
Matthias Weisser1ca298c2009-07-09 16:07:30 +02001296 CONFIG_SPLASH_SCREEN_ALIGN
1297
1298 If this option is set the splash image can be freely positioned
1299 on the screen. Environment variable "splashpos" specifies the
1300 position as "x,y". If a positive number is given it is used as
1301 number of pixel from left/top. If a negative number is given it
1302 is used as number of pixel from right/bottom. You can also
1303 specify 'm' for centering the image.
1304
1305 Example:
1306 setenv splashpos m,m
1307 => image at center of screen
1308
1309 setenv splashpos 30,20
1310 => image at x = 30 and y = 20
1311
1312 setenv splashpos -10,m
1313 => vertically centered image
1314 at x = dspWidth - bmpWidth - 9
1315
Stefan Roese98f4a3d2005-09-22 09:04:17 +02001316- Gzip compressed BMP image support: CONFIG_VIDEO_BMP_GZIP
1317
1318 If this option is set, additionally to standard BMP
1319 images, gzipped BMP images can be displayed via the
1320 splashscreen support or the bmp command.
1321
Anatolij Gustschind5011762010-03-15 14:50:25 +01001322- Run length encoded BMP image (RLE8) support: CONFIG_VIDEO_BMP_RLE8
1323
1324 If this option is set, 8-bit RLE compressed BMP images
1325 can be displayed via the splashscreen support or the
1326 bmp command.
1327
wdenkc29fdfc2003-08-29 20:57:53 +00001328- Compression support:
Kees Cook8ef70472013-08-16 07:59:12 -07001329 CONFIG_GZIP
1330
1331 Enabled by default to support gzip compressed images.
1332
wdenkc29fdfc2003-08-29 20:57:53 +00001333 CONFIG_BZIP2
1334
1335 If this option is set, support for bzip2 compressed
1336 images is included. If not, only uncompressed and gzip
1337 compressed images are supported.
1338
wdenk42d1f032003-10-15 23:53:47 +00001339 NOTE: the bzip2 algorithm requires a lot of RAM, so
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001340 the malloc area (as defined by CONFIG_SYS_MALLOC_LEN) should
wdenk42d1f032003-10-15 23:53:47 +00001341 be at least 4MB.
wdenkd791b1d2003-04-20 14:04:18 +00001342
wdenk17ea1172004-06-06 21:51:03 +00001343- MII/PHY support:
wdenk17ea1172004-06-06 21:51:03 +00001344 CONFIG_PHY_CLOCK_FREQ (ppc4xx)
1345
1346 The clock frequency of the MII bus
1347
wdenk17ea1172004-06-06 21:51:03 +00001348 CONFIG_PHY_RESET_DELAY
1349
1350 Some PHY like Intel LXT971A need extra delay after
1351 reset before any MII register access is possible.
1352 For such PHY, set this option to the usec delay
1353 required. (minimum 300usec for LXT971A)
1354
1355 CONFIG_PHY_CMD_DELAY (ppc4xx)
1356
1357 Some PHY like Intel LXT971A need extra delay after
1358 command issued before MII status register can be read
1359
wdenkc6097192002-11-03 00:24:07 +00001360- IP address:
1361 CONFIG_IPADDR
1362
1363 Define a default value for the IP address to use for
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001364 the default Ethernet interface, in case this is not
wdenkc6097192002-11-03 00:24:07 +00001365 determined through e.g. bootp.
Wolfgang Denk1ebcd652011-10-26 10:21:22 +00001366 (Environment variable "ipaddr")
wdenkc6097192002-11-03 00:24:07 +00001367
1368- Server IP address:
1369 CONFIG_SERVERIP
1370
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001371 Defines a default value for the IP address of a TFTP
wdenkc6097192002-11-03 00:24:07 +00001372 server to contact when using the "tftboot" command.
Wolfgang Denk1ebcd652011-10-26 10:21:22 +00001373 (Environment variable "serverip")
wdenkc6097192002-11-03 00:24:07 +00001374
Robin Getz97cfe862009-07-21 12:15:28 -04001375 CONFIG_KEEP_SERVERADDR
1376
1377 Keeps the server's MAC address, in the env 'serveraddr'
1378 for passing to bootargs (like Linux's netconsole option)
1379
Wolfgang Denk1ebcd652011-10-26 10:21:22 +00001380- Gateway IP address:
1381 CONFIG_GATEWAYIP
1382
1383 Defines a default value for the IP address of the
1384 default router where packets to other networks are
1385 sent to.
1386 (Environment variable "gatewayip")
1387
1388- Subnet mask:
1389 CONFIG_NETMASK
1390
1391 Defines a default value for the subnet mask (or
1392 routing prefix) which is used to determine if an IP
1393 address belongs to the local subnet or needs to be
1394 forwarded through a router.
1395 (Environment variable "netmask")
1396
wdenkc6097192002-11-03 00:24:07 +00001397- BOOTP Recovery Mode:
1398 CONFIG_BOOTP_RANDOM_DELAY
1399
1400 If you have many targets in a network that try to
1401 boot using BOOTP, you may want to avoid that all
1402 systems send out BOOTP requests at precisely the same
1403 moment (which would happen for instance at recovery
1404 from a power failure, when all systems will try to
1405 boot, thus flooding the BOOTP server. Defining
1406 CONFIG_BOOTP_RANDOM_DELAY causes a random delay to be
1407 inserted before sending out BOOTP requests. The
Wolfgang Denk6c33c782007-08-06 23:21:05 +02001408 following delays are inserted then:
wdenkc6097192002-11-03 00:24:07 +00001409
1410 1st BOOTP request: delay 0 ... 1 sec
1411 2nd BOOTP request: delay 0 ... 2 sec
1412 3rd BOOTP request: delay 0 ... 4 sec
1413 4th and following
1414 BOOTP requests: delay 0 ... 8 sec
1415
Thierry Reding92ac8ac2014-08-19 10:21:24 +02001416 CONFIG_BOOTP_ID_CACHE_SIZE
1417
1418 BOOTP packets are uniquely identified using a 32-bit ID. The
1419 server will copy the ID from client requests to responses and
1420 U-Boot will use this to determine if it is the destination of
1421 an incoming response. Some servers will check that addresses
1422 aren't in use before handing them out (usually using an ARP
1423 ping) and therefore take up to a few hundred milliseconds to
1424 respond. Network congestion may also influence the time it
1425 takes for a response to make it back to the client. If that
1426 time is too long, U-Boot will retransmit requests. In order
1427 to allow earlier responses to still be accepted after these
1428 retransmissions, U-Boot's BOOTP client keeps a small cache of
1429 IDs. The CONFIG_BOOTP_ID_CACHE_SIZE controls the size of this
1430 cache. The default is to keep IDs for up to four outstanding
1431 requests. Increasing this will allow U-Boot to accept offers
1432 from a BOOTP client in networks with unusually high latency.
1433
stroesefe389a82003-08-28 14:17:32 +00001434- DHCP Advanced Options:
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001435 You can fine tune the DHCP functionality by defining
1436 CONFIG_BOOTP_* symbols:
stroesefe389a82003-08-28 14:17:32 +00001437
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001438 CONFIG_BOOTP_NISDOMAIN
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001439 CONFIG_BOOTP_BOOTFILESIZE
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001440 CONFIG_BOOTP_SEND_HOSTNAME
1441 CONFIG_BOOTP_NTPSERVER
1442 CONFIG_BOOTP_TIMEOFFSET
1443 CONFIG_BOOTP_VENDOREX
Joe Hershberger2c00e092012-05-23 07:59:19 +00001444 CONFIG_BOOTP_MAY_FAIL
stroesefe389a82003-08-28 14:17:32 +00001445
Wilson Callan5d110f02007-07-28 10:56:13 -04001446 CONFIG_BOOTP_SERVERIP - TFTP server will be the serverip
1447 environment variable, not the BOOTP server.
stroesefe389a82003-08-28 14:17:32 +00001448
Joe Hershberger2c00e092012-05-23 07:59:19 +00001449 CONFIG_BOOTP_MAY_FAIL - If the DHCP server is not found
1450 after the configured retry count, the call will fail
1451 instead of starting over. This can be used to fail over
1452 to Link-local IP address configuration if the DHCP server
1453 is not available.
1454
stroesefe389a82003-08-28 14:17:32 +00001455 CONFIG_BOOTP_SEND_HOSTNAME - Some DHCP servers are capable
1456 to do a dynamic update of a DNS server. To do this, they
1457 need the hostname of the DHCP requester.
Wilson Callan5d110f02007-07-28 10:56:13 -04001458 If CONFIG_BOOTP_SEND_HOSTNAME is defined, the content
Jon Loeliger1fe80d72007-07-09 22:08:34 -05001459 of the "hostname" environment variable is passed as
1460 option 12 to the DHCP server.
stroesefe389a82003-08-28 14:17:32 +00001461
Aras Vaichasd9a2f412008-03-26 09:43:57 +11001462 CONFIG_BOOTP_DHCP_REQUEST_DELAY
1463
1464 A 32bit value in microseconds for a delay between
1465 receiving a "DHCP Offer" and sending the "DHCP Request".
1466 This fixes a problem with certain DHCP servers that don't
1467 respond 100% of the time to a "DHCP request". E.g. On an
1468 AT91RM9200 processor running at 180MHz, this delay needed
1469 to be *at least* 15,000 usec before a Windows Server 2003
1470 DHCP server would reply 100% of the time. I recommend at
1471 least 50,000 usec to be safe. The alternative is to hope
1472 that one of the retries will be successful but note that
1473 the DHCP timeout and retry process takes a longer than
1474 this delay.
1475
Joe Hershbergerd22c3382012-05-23 08:00:12 +00001476 - Link-local IP address negotiation:
1477 Negotiate with other link-local clients on the local network
1478 for an address that doesn't require explicit configuration.
1479 This is especially useful if a DHCP server cannot be guaranteed
1480 to exist in all environments that the device must operate.
1481
1482 See doc/README.link-local for more information.
1483
Prabhakar Kushwaha24acb832017-11-23 16:51:32 +05301484 - MAC address from environment variables
1485
1486 FDT_SEQ_MACADDR_FROM_ENV
1487
1488 Fix-up device tree with MAC addresses fetched sequentially from
1489 environment variables. This config work on assumption that
1490 non-usable ethernet node of device-tree are either not present
1491 or their status has been marked as "disabled".
1492
wdenka3d991b2004-04-15 21:48:45 +00001493 - CDP Options:
wdenk6e592382004-04-18 17:39:38 +00001494 CONFIG_CDP_DEVICE_ID
wdenka3d991b2004-04-15 21:48:45 +00001495
1496 The device id used in CDP trigger frames.
1497
1498 CONFIG_CDP_DEVICE_ID_PREFIX
1499
1500 A two character string which is prefixed to the MAC address
1501 of the device.
1502
1503 CONFIG_CDP_PORT_ID
1504
1505 A printf format string which contains the ascii name of
1506 the port. Normally is set to "eth%d" which sets
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001507 eth0 for the first Ethernet, eth1 for the second etc.
wdenka3d991b2004-04-15 21:48:45 +00001508
1509 CONFIG_CDP_CAPABILITIES
1510
1511 A 32bit integer which indicates the device capabilities;
1512 0x00000010 for a normal host which does not forwards.
1513
1514 CONFIG_CDP_VERSION
1515
1516 An ascii string containing the version of the software.
1517
1518 CONFIG_CDP_PLATFORM
1519
1520 An ascii string containing the name of the platform.
1521
1522 CONFIG_CDP_TRIGGER
1523
1524 A 32bit integer sent on the trigger.
1525
1526 CONFIG_CDP_POWER_CONSUMPTION
1527
1528 A 16bit integer containing the power consumption of the
1529 device in .1 of milliwatts.
1530
1531 CONFIG_CDP_APPLIANCE_VLAN_TYPE
1532
1533 A byte containing the id of the VLAN.
1534
Uri Mashiach79267ed2017-01-19 10:51:05 +02001535- Status LED: CONFIG_LED_STATUS
wdenkc6097192002-11-03 00:24:07 +00001536
1537 Several configurations allow to display the current
1538 status using a LED. For instance, the LED will blink
1539 fast while running U-Boot code, stop blinking as
1540 soon as a reply to a BOOTP request was received, and
1541 start blinking slow once the Linux kernel is running
1542 (supported by a status LED driver in the Linux
Uri Mashiach79267ed2017-01-19 10:51:05 +02001543 kernel). Defining CONFIG_LED_STATUS enables this
wdenkc6097192002-11-03 00:24:07 +00001544 feature in U-Boot.
1545
Igor Grinberg1df7bbb2013-11-08 01:03:50 +02001546 Additional options:
1547
Uri Mashiach79267ed2017-01-19 10:51:05 +02001548 CONFIG_LED_STATUS_GPIO
Igor Grinberg1df7bbb2013-11-08 01:03:50 +02001549 The status LED can be connected to a GPIO pin.
1550 In such cases, the gpio_led driver can be used as a
Uri Mashiach79267ed2017-01-19 10:51:05 +02001551 status LED backend implementation. Define CONFIG_LED_STATUS_GPIO
Igor Grinberg1df7bbb2013-11-08 01:03:50 +02001552 to include the gpio_led driver in the U-Boot binary.
1553
Igor Grinberg9dfdcdf2013-11-08 01:03:52 +02001554 CONFIG_GPIO_LED_INVERTED_TABLE
1555 Some GPIO connected LEDs may have inverted polarity in which
1556 case the GPIO high value corresponds to LED off state and
1557 GPIO low value corresponds to LED on state.
1558 In such cases CONFIG_GPIO_LED_INVERTED_TABLE may be defined
1559 with a list of GPIO LEDs that have inverted polarity.
1560
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001561- I2C Support: CONFIG_SYS_I2C
wdenkc6097192002-11-03 00:24:07 +00001562
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001563 This enable the NEW i2c subsystem, and will allow you to use
1564 i2c commands at the u-boot command line (as long as you set
1565 CONFIG_CMD_I2C in CONFIG_COMMANDS) and communicate with i2c
1566 based realtime clock chips or other i2c devices. See
1567 common/cmd_i2c.c for a description of the command line
1568 interface.
1569
1570 ported i2c driver to the new framework:
Heiko Schocherea818db2013-01-29 08:53:15 +01001571 - drivers/i2c/soft_i2c.c:
1572 - activate first bus with CONFIG_SYS_I2C_SOFT define
1573 CONFIG_SYS_I2C_SOFT_SPEED and CONFIG_SYS_I2C_SOFT_SLAVE
1574 for defining speed and slave address
1575 - activate second bus with I2C_SOFT_DECLARATIONS2 define
1576 CONFIG_SYS_I2C_SOFT_SPEED_2 and CONFIG_SYS_I2C_SOFT_SLAVE_2
1577 for defining speed and slave address
1578 - activate third bus with I2C_SOFT_DECLARATIONS3 define
1579 CONFIG_SYS_I2C_SOFT_SPEED_3 and CONFIG_SYS_I2C_SOFT_SLAVE_3
1580 for defining speed and slave address
1581 - activate fourth bus with I2C_SOFT_DECLARATIONS4 define
1582 CONFIG_SYS_I2C_SOFT_SPEED_4 and CONFIG_SYS_I2C_SOFT_SLAVE_4
1583 for defining speed and slave address
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001584
Heiko Schocher00f792e2012-10-24 13:48:22 +02001585 - drivers/i2c/fsl_i2c.c:
1586 - activate i2c driver with CONFIG_SYS_I2C_FSL
1587 define CONFIG_SYS_FSL_I2C_OFFSET for setting the register
1588 offset CONFIG_SYS_FSL_I2C_SPEED for the i2c speed and
1589 CONFIG_SYS_FSL_I2C_SLAVE for the slave addr of the first
1590 bus.
Wolfgang Denk93e14592013-10-04 17:43:24 +02001591 - If your board supports a second fsl i2c bus, define
Heiko Schocher00f792e2012-10-24 13:48:22 +02001592 CONFIG_SYS_FSL_I2C2_OFFSET for the register offset
1593 CONFIG_SYS_FSL_I2C2_SPEED for the speed and
1594 CONFIG_SYS_FSL_I2C2_SLAVE for the slave address of the
1595 second bus.
1596
Simon Glass1f2ba722012-10-30 07:28:53 +00001597 - drivers/i2c/tegra_i2c.c:
Nobuhiro Iwamatsu10cee512013-10-11 16:23:53 +09001598 - activate this driver with CONFIG_SYS_I2C_TEGRA
1599 - This driver adds 4 i2c buses with a fix speed from
1600 100000 and the slave addr 0!
Simon Glass1f2ba722012-10-30 07:28:53 +00001601
Dirk Eibach880540d2013-04-25 02:40:01 +00001602 - drivers/i2c/ppc4xx_i2c.c
1603 - activate this driver with CONFIG_SYS_I2C_PPC4XX
1604 - CONFIG_SYS_I2C_PPC4XX_CH0 activate hardware channel 0
1605 - CONFIG_SYS_I2C_PPC4XX_CH1 activate hardware channel 1
1606
tremfac96402013-09-21 18:13:35 +02001607 - drivers/i2c/i2c_mxc.c
1608 - activate this driver with CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +02001609 - enable bus 1 with CONFIG_SYS_I2C_MXC_I2C1
1610 - enable bus 2 with CONFIG_SYS_I2C_MXC_I2C2
1611 - enable bus 3 with CONFIG_SYS_I2C_MXC_I2C3
1612 - enable bus 4 with CONFIG_SYS_I2C_MXC_I2C4
tremfac96402013-09-21 18:13:35 +02001613 - define speed for bus 1 with CONFIG_SYS_MXC_I2C1_SPEED
1614 - define slave for bus 1 with CONFIG_SYS_MXC_I2C1_SLAVE
1615 - define speed for bus 2 with CONFIG_SYS_MXC_I2C2_SPEED
1616 - define slave for bus 2 with CONFIG_SYS_MXC_I2C2_SLAVE
1617 - define speed for bus 3 with CONFIG_SYS_MXC_I2C3_SPEED
1618 - define slave for bus 3 with CONFIG_SYS_MXC_I2C3_SLAVE
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +02001619 - define speed for bus 4 with CONFIG_SYS_MXC_I2C4_SPEED
1620 - define slave for bus 4 with CONFIG_SYS_MXC_I2C4_SLAVE
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001621 If those defines are not set, default value is 100000
tremfac96402013-09-21 18:13:35 +02001622 for speed, and 0 for slave.
1623
Nobuhiro Iwamatsu1086bfa2013-09-27 16:58:30 +09001624 - drivers/i2c/rcar_i2c.c:
1625 - activate this driver with CONFIG_SYS_I2C_RCAR
1626 - This driver adds 4 i2c buses
1627
1628 - CONFIG_SYS_RCAR_I2C0_BASE for setting the register channel 0
1629 - CONFIG_SYS_RCAR_I2C0_SPEED for for the speed channel 0
1630 - CONFIG_SYS_RCAR_I2C1_BASE for setting the register channel 1
1631 - CONFIG_SYS_RCAR_I2C1_SPEED for for the speed channel 1
1632 - CONFIG_SYS_RCAR_I2C2_BASE for setting the register channel 2
1633 - CONFIG_SYS_RCAR_I2C2_SPEED for for the speed channel 2
1634 - CONFIG_SYS_RCAR_I2C3_BASE for setting the register channel 3
1635 - CONFIG_SYS_RCAR_I2C3_SPEED for for the speed channel 3
1636 - CONFIF_SYS_RCAR_I2C_NUM_CONTROLLERS for number of i2c buses
1637
Nobuhiro Iwamatsu2035d772013-10-29 13:33:51 +09001638 - drivers/i2c/sh_i2c.c:
1639 - activate this driver with CONFIG_SYS_I2C_SH
1640 - This driver adds from 2 to 5 i2c buses
1641
1642 - CONFIG_SYS_I2C_SH_BASE0 for setting the register channel 0
1643 - CONFIG_SYS_I2C_SH_SPEED0 for for the speed channel 0
1644 - CONFIG_SYS_I2C_SH_BASE1 for setting the register channel 1
1645 - CONFIG_SYS_I2C_SH_SPEED1 for for the speed channel 1
1646 - CONFIG_SYS_I2C_SH_BASE2 for setting the register channel 2
1647 - CONFIG_SYS_I2C_SH_SPEED2 for for the speed channel 2
1648 - CONFIG_SYS_I2C_SH_BASE3 for setting the register channel 3
1649 - CONFIG_SYS_I2C_SH_SPEED3 for for the speed channel 3
1650 - CONFIG_SYS_I2C_SH_BASE4 for setting the register channel 4
1651 - CONFIG_SYS_I2C_SH_SPEED4 for for the speed channel 4
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001652 - CONFIG_SYS_I2C_SH_NUM_CONTROLLERS for number of i2c buses
Nobuhiro Iwamatsu2035d772013-10-29 13:33:51 +09001653
Heiko Schocher6789e842013-10-22 11:03:18 +02001654 - drivers/i2c/omap24xx_i2c.c
1655 - activate this driver with CONFIG_SYS_I2C_OMAP24XX
1656 - CONFIG_SYS_OMAP24_I2C_SPEED speed channel 0
1657 - CONFIG_SYS_OMAP24_I2C_SLAVE slave addr channel 0
1658 - CONFIG_SYS_OMAP24_I2C_SPEED1 speed channel 1
1659 - CONFIG_SYS_OMAP24_I2C_SLAVE1 slave addr channel 1
1660 - CONFIG_SYS_OMAP24_I2C_SPEED2 speed channel 2
1661 - CONFIG_SYS_OMAP24_I2C_SLAVE2 slave addr channel 2
1662 - CONFIG_SYS_OMAP24_I2C_SPEED3 speed channel 3
1663 - CONFIG_SYS_OMAP24_I2C_SLAVE3 slave addr channel 3
1664 - CONFIG_SYS_OMAP24_I2C_SPEED4 speed channel 4
1665 - CONFIG_SYS_OMAP24_I2C_SLAVE4 slave addr channel 4
1666
Naveen Krishna Che717fc62013-12-06 12:12:38 +05301667 - drivers/i2c/s3c24x0_i2c.c:
1668 - activate this driver with CONFIG_SYS_I2C_S3C24X0
1669 - This driver adds i2c buses (11 for Exynos5250, Exynos5420
1670 9 i2c buses for Exynos4 and 1 for S3C24X0 SoCs from Samsung)
1671 with a fix speed from 100000 and the slave addr 0!
1672
Dirk Eibachb46226b2014-07-03 09:28:18 +02001673 - drivers/i2c/ihs_i2c.c
1674 - activate this driver with CONFIG_SYS_I2C_IHS
1675 - CONFIG_SYS_I2C_IHS_CH0 activate hardware channel 0
1676 - CONFIG_SYS_I2C_IHS_SPEED_0 speed channel 0
1677 - CONFIG_SYS_I2C_IHS_SLAVE_0 slave addr channel 0
1678 - CONFIG_SYS_I2C_IHS_CH1 activate hardware channel 1
1679 - CONFIG_SYS_I2C_IHS_SPEED_1 speed channel 1
1680 - CONFIG_SYS_I2C_IHS_SLAVE_1 slave addr channel 1
1681 - CONFIG_SYS_I2C_IHS_CH2 activate hardware channel 2
1682 - CONFIG_SYS_I2C_IHS_SPEED_2 speed channel 2
1683 - CONFIG_SYS_I2C_IHS_SLAVE_2 slave addr channel 2
1684 - CONFIG_SYS_I2C_IHS_CH3 activate hardware channel 3
1685 - CONFIG_SYS_I2C_IHS_SPEED_3 speed channel 3
1686 - CONFIG_SYS_I2C_IHS_SLAVE_3 slave addr channel 3
Dirk Eibach071be892015-10-28 11:46:22 +01001687 - activate dual channel with CONFIG_SYS_I2C_IHS_DUAL
1688 - CONFIG_SYS_I2C_IHS_SPEED_0_1 speed channel 0_1
1689 - CONFIG_SYS_I2C_IHS_SLAVE_0_1 slave addr channel 0_1
1690 - CONFIG_SYS_I2C_IHS_SPEED_1_1 speed channel 1_1
1691 - CONFIG_SYS_I2C_IHS_SLAVE_1_1 slave addr channel 1_1
1692 - CONFIG_SYS_I2C_IHS_SPEED_2_1 speed channel 2_1
1693 - CONFIG_SYS_I2C_IHS_SLAVE_2_1 slave addr channel 2_1
1694 - CONFIG_SYS_I2C_IHS_SPEED_3_1 speed channel 3_1
1695 - CONFIG_SYS_I2C_IHS_SLAVE_3_1 slave addr channel 3_1
Dirk Eibachb46226b2014-07-03 09:28:18 +02001696
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001697 additional defines:
1698
1699 CONFIG_SYS_NUM_I2C_BUSES
Simon Glass945a18e2016-10-02 18:01:05 -06001700 Hold the number of i2c buses you want to use.
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001701
1702 CONFIG_SYS_I2C_DIRECT_BUS
1703 define this, if you don't use i2c muxes on your hardware.
1704 if CONFIG_SYS_I2C_MAX_HOPS is not defined or == 0 you can
1705 omit this define.
1706
1707 CONFIG_SYS_I2C_MAX_HOPS
1708 define how many muxes are maximal consecutively connected
1709 on one i2c bus. If you not use i2c muxes, omit this
1710 define.
1711
1712 CONFIG_SYS_I2C_BUSES
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001713 hold a list of buses you want to use, only used if
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001714 CONFIG_SYS_I2C_DIRECT_BUS is not defined, for example
1715 a board with CONFIG_SYS_I2C_MAX_HOPS = 1 and
1716 CONFIG_SYS_NUM_I2C_BUSES = 9:
1717
1718 CONFIG_SYS_I2C_BUSES {{0, {I2C_NULL_HOP}}, \
1719 {0, {{I2C_MUX_PCA9547, 0x70, 1}}}, \
1720 {0, {{I2C_MUX_PCA9547, 0x70, 2}}}, \
1721 {0, {{I2C_MUX_PCA9547, 0x70, 3}}}, \
1722 {0, {{I2C_MUX_PCA9547, 0x70, 4}}}, \
1723 {0, {{I2C_MUX_PCA9547, 0x70, 5}}}, \
1724 {1, {I2C_NULL_HOP}}, \
1725 {1, {{I2C_MUX_PCA9544, 0x72, 1}}}, \
1726 {1, {{I2C_MUX_PCA9544, 0x72, 2}}}, \
1727 }
1728
1729 which defines
1730 bus 0 on adapter 0 without a mux
Heiko Schocherea818db2013-01-29 08:53:15 +01001731 bus 1 on adapter 0 with a PCA9547 on address 0x70 port 1
1732 bus 2 on adapter 0 with a PCA9547 on address 0x70 port 2
1733 bus 3 on adapter 0 with a PCA9547 on address 0x70 port 3
1734 bus 4 on adapter 0 with a PCA9547 on address 0x70 port 4
1735 bus 5 on adapter 0 with a PCA9547 on address 0x70 port 5
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001736 bus 6 on adapter 1 without a mux
Heiko Schocherea818db2013-01-29 08:53:15 +01001737 bus 7 on adapter 1 with a PCA9544 on address 0x72 port 1
1738 bus 8 on adapter 1 with a PCA9544 on address 0x72 port 2
Heiko Schocher3f4978c2012-01-16 21:12:24 +00001739
1740 If you do not have i2c muxes on your board, omit this define.
1741
Simon Glassce3b5d62017-05-12 21:10:00 -06001742- Legacy I2C Support:
Heiko Schocherea818db2013-01-29 08:53:15 +01001743 If you use the software i2c interface (CONFIG_SYS_I2C_SOFT)
wdenkb37c7e52003-06-30 16:24:52 +00001744 then the following macros need to be defined (examples are
1745 from include/configs/lwmon.h):
wdenkc6097192002-11-03 00:24:07 +00001746
1747 I2C_INIT
1748
wdenkb37c7e52003-06-30 16:24:52 +00001749 (Optional). Any commands necessary to enable the I2C
wdenk43d96162003-03-06 00:02:04 +00001750 controller or configure ports.
wdenkc6097192002-11-03 00:24:07 +00001751
wdenkba56f622004-02-06 23:19:44 +00001752 eg: #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
wdenkb37c7e52003-06-30 16:24:52 +00001753
wdenkc6097192002-11-03 00:24:07 +00001754 I2C_ACTIVE
1755
1756 The code necessary to make the I2C data line active
1757 (driven). If the data line is open collector, this
1758 define can be null.
1759
wdenkb37c7e52003-06-30 16:24:52 +00001760 eg: #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
1761
wdenkc6097192002-11-03 00:24:07 +00001762 I2C_TRISTATE
1763
1764 The code necessary to make the I2C data line tri-stated
1765 (inactive). If the data line is open collector, this
1766 define can be null.
1767
wdenkb37c7e52003-06-30 16:24:52 +00001768 eg: #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
1769
wdenkc6097192002-11-03 00:24:07 +00001770 I2C_READ
1771
York Sun472d5462013-04-01 11:29:11 -07001772 Code that returns true if the I2C data line is high,
1773 false if it is low.
wdenkc6097192002-11-03 00:24:07 +00001774
wdenkb37c7e52003-06-30 16:24:52 +00001775 eg: #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
1776
wdenkc6097192002-11-03 00:24:07 +00001777 I2C_SDA(bit)
1778
York Sun472d5462013-04-01 11:29:11 -07001779 If <bit> is true, sets the I2C data line high. If it
1780 is false, it clears it (low).
wdenkc6097192002-11-03 00:24:07 +00001781
wdenkb37c7e52003-06-30 16:24:52 +00001782 eg: #define I2C_SDA(bit) \
wdenk2535d602003-07-17 23:16:40 +00001783 if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
wdenkba56f622004-02-06 23:19:44 +00001784 else immr->im_cpm.cp_pbdat &= ~PB_SDA
wdenkb37c7e52003-06-30 16:24:52 +00001785
wdenkc6097192002-11-03 00:24:07 +00001786 I2C_SCL(bit)
1787
York Sun472d5462013-04-01 11:29:11 -07001788 If <bit> is true, sets the I2C clock line high. If it
1789 is false, it clears it (low).
wdenkc6097192002-11-03 00:24:07 +00001790
wdenkb37c7e52003-06-30 16:24:52 +00001791 eg: #define I2C_SCL(bit) \
wdenk2535d602003-07-17 23:16:40 +00001792 if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
wdenkba56f622004-02-06 23:19:44 +00001793 else immr->im_cpm.cp_pbdat &= ~PB_SCL
wdenkb37c7e52003-06-30 16:24:52 +00001794
wdenkc6097192002-11-03 00:24:07 +00001795 I2C_DELAY
1796
1797 This delay is invoked four times per clock cycle so this
1798 controls the rate of data transfer. The data rate thus
wdenkb37c7e52003-06-30 16:24:52 +00001799 is 1 / (I2C_DELAY * 4). Often defined to be something
wdenk945af8d2003-07-16 21:53:01 +00001800 like:
1801
wdenkb37c7e52003-06-30 16:24:52 +00001802 #define I2C_DELAY udelay(2)
wdenkc6097192002-11-03 00:24:07 +00001803
Mike Frysinger793b5722010-07-21 13:38:02 -04001804 CONFIG_SOFT_I2C_GPIO_SCL / CONFIG_SOFT_I2C_GPIO_SDA
1805
1806 If your arch supports the generic GPIO framework (asm/gpio.h),
1807 then you may alternatively define the two GPIOs that are to be
1808 used as SCL / SDA. Any of the previous I2C_xxx macros will
1809 have GPIO-based defaults assigned to them as appropriate.
1810
1811 You should define these to the GPIO value as given directly to
1812 the generic GPIO functions.
1813
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001814 CONFIG_SYS_I2C_INIT_BOARD
wdenk47cd00f2003-03-06 13:39:27 +00001815
wdenk8bde7f72003-06-27 21:31:46 +00001816 When a board is reset during an i2c bus transfer
1817 chips might think that the current transfer is still
1818 in progress. On some boards it is possible to access
1819 the i2c SCLK line directly, either by using the
1820 processor pin as a GPIO or by having a second pin
1821 connected to the bus. If this option is defined a
1822 custom i2c_init_board() routine in boards/xxx/board.c
1823 is run early in the boot sequence.
wdenk47cd00f2003-03-06 13:39:27 +00001824
Ben Warrenbb99ad62006-09-07 16:50:54 -04001825 CONFIG_I2C_MULTI_BUS
1826
1827 This option allows the use of multiple I2C buses, each of which
Wolfgang Denkc0f40852011-10-26 10:21:21 +00001828 must have a controller. At any point in time, only one bus is
1829 active. To switch to a different bus, use the 'i2c dev' command.
Ben Warrenbb99ad62006-09-07 16:50:54 -04001830 Note that bus numbering is zero-based.
1831
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001832 CONFIG_SYS_I2C_NOPROBES
Ben Warrenbb99ad62006-09-07 16:50:54 -04001833
1834 This option specifies a list of I2C devices that will be skipped
Wolfgang Denkc0f40852011-10-26 10:21:21 +00001835 when the 'i2c probe' command is issued. If CONFIG_I2C_MULTI_BUS
Peter Tyser0f89c542009-04-18 22:34:03 -05001836 is set, specify a list of bus-device pairs. Otherwise, specify
1837 a 1D array of device addresses
Ben Warrenbb99ad62006-09-07 16:50:54 -04001838
1839 e.g.
1840 #undef CONFIG_I2C_MULTI_BUS
Wolfgang Denkc0f40852011-10-26 10:21:21 +00001841 #define CONFIG_SYS_I2C_NOPROBES {0x50,0x68}
Ben Warrenbb99ad62006-09-07 16:50:54 -04001842
1843 will skip addresses 0x50 and 0x68 on a board with one I2C bus
1844
Wolfgang Denkc0f40852011-10-26 10:21:21 +00001845 #define CONFIG_I2C_MULTI_BUS
Simon Glass945a18e2016-10-02 18:01:05 -06001846 #define CONFIG_SYS_I2C_NOPROBES {{0,0x50},{0,0x68},{1,0x54}}
Ben Warrenbb99ad62006-09-07 16:50:54 -04001847
1848 will skip addresses 0x50 and 0x68 on bus 0 and address 0x54 on bus 1
1849
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001850 CONFIG_SYS_SPD_BUS_NUM
Timur Tabibe5e6182006-11-03 19:15:00 -06001851
1852 If defined, then this indicates the I2C bus number for DDR SPD.
1853 If not defined, then U-Boot assumes that SPD is on I2C bus 0.
1854
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001855 CONFIG_SYS_RTC_BUS_NUM
Stefan Roese0dc018e2007-02-20 10:51:26 +01001856
1857 If defined, then this indicates the I2C bus number for the RTC.
1858 If not defined, then U-Boot assumes that RTC is on I2C bus 0.
1859
Andrew Dyer2ac69852008-12-29 17:36:01 -06001860 CONFIG_SOFT_I2C_READ_REPEATED_START
1861
1862 defining this will force the i2c_read() function in
1863 the soft_i2c driver to perform an I2C repeated start
1864 between writing the address pointer and reading the
1865 data. If this define is omitted the default behaviour
1866 of doing a stop-start sequence will be used. Most I2C
1867 devices can use either method, but some require one or
1868 the other.
Timur Tabibe5e6182006-11-03 19:15:00 -06001869
wdenkc6097192002-11-03 00:24:07 +00001870- SPI Support: CONFIG_SPI
1871
1872 Enables SPI driver (so far only tested with
1873 SPI EEPROM, also an instance works with Crystal A/D and
1874 D/As on the SACSng board)
1875
wdenkc6097192002-11-03 00:24:07 +00001876 CONFIG_SOFT_SPI
1877
wdenk43d96162003-03-06 00:02:04 +00001878 Enables a software (bit-bang) SPI driver rather than
1879 using hardware support. This is a general purpose
1880 driver that only requires three general I/O port pins
1881 (two outputs, one input) to function. If this is
1882 defined, the board configuration must define several
1883 SPI configuration items (port pins to use, etc). For
1884 an example, see include/configs/sacsng.h.
wdenkc6097192002-11-03 00:24:07 +00001885
Heiko Schocherf659b572014-07-14 10:22:11 +02001886 CONFIG_SYS_SPI_MXC_WAIT
1887 Timeout for waiting until spi transfer completed.
1888 default: (CONFIG_SYS_HZ/100) /* 10 ms */
1889
Matthias Fuchs01335022007-12-27 17:12:34 +01001890- FPGA Support: CONFIG_FPGA
1891
1892 Enables FPGA subsystem.
1893
1894 CONFIG_FPGA_<vendor>
1895
1896 Enables support for specific chip vendors.
1897 (ALTERA, XILINX)
1898
1899 CONFIG_FPGA_<family>
1900
1901 Enables support for FPGA family.
1902 (SPARTAN2, SPARTAN3, VIRTEX2, CYCLONE2, ACEX1K, ACEX)
1903
1904 CONFIG_FPGA_COUNT
wdenkc6097192002-11-03 00:24:07 +00001905
wdenk43d96162003-03-06 00:02:04 +00001906 Specify the number of FPGA devices to support.
wdenkc6097192002-11-03 00:24:07 +00001907
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001908 CONFIG_SYS_FPGA_PROG_FEEDBACK
wdenkc6097192002-11-03 00:24:07 +00001909
wdenk8bde7f72003-06-27 21:31:46 +00001910 Enable printing of hash marks during FPGA configuration.
wdenkc6097192002-11-03 00:24:07 +00001911
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001912 CONFIG_SYS_FPGA_CHECK_BUSY
wdenkc6097192002-11-03 00:24:07 +00001913
wdenk43d96162003-03-06 00:02:04 +00001914 Enable checks on FPGA configuration interface busy
1915 status by the configuration function. This option
1916 will require a board or device specific function to
1917 be written.
wdenkc6097192002-11-03 00:24:07 +00001918
1919 CONFIG_FPGA_DELAY
1920
1921 If defined, a function that provides delays in the FPGA
1922 configuration driver.
1923
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001924 CONFIG_SYS_FPGA_CHECK_CTRLC
wdenkc6097192002-11-03 00:24:07 +00001925 Allow Control-C to interrupt FPGA configuration
1926
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001927 CONFIG_SYS_FPGA_CHECK_ERROR
wdenkc6097192002-11-03 00:24:07 +00001928
wdenk43d96162003-03-06 00:02:04 +00001929 Check for configuration errors during FPGA bitfile
1930 loading. For example, abort during Virtex II
1931 configuration if the INIT_B line goes low (which
1932 indicated a CRC error).
wdenkc6097192002-11-03 00:24:07 +00001933
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001934 CONFIG_SYS_FPGA_WAIT_INIT
wdenkc6097192002-11-03 00:24:07 +00001935
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001936 Maximum time to wait for the INIT_B line to de-assert
1937 after PROB_B has been de-asserted during a Virtex II
wdenk43d96162003-03-06 00:02:04 +00001938 FPGA configuration sequence. The default time is 500
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001939 ms.
wdenkc6097192002-11-03 00:24:07 +00001940
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001941 CONFIG_SYS_FPGA_WAIT_BUSY
wdenkc6097192002-11-03 00:24:07 +00001942
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08001943 Maximum time to wait for BUSY to de-assert during
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001944 Virtex II FPGA configuration. The default is 5 ms.
wdenkc6097192002-11-03 00:24:07 +00001945
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02001946 CONFIG_SYS_FPGA_WAIT_CONFIG
wdenkc6097192002-11-03 00:24:07 +00001947
wdenk43d96162003-03-06 00:02:04 +00001948 Time to wait after FPGA configuration. The default is
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001949 200 ms.
wdenkc6097192002-11-03 00:24:07 +00001950
1951- Configuration Management:
Stefan Roeseb2b8a692014-10-22 12:13:24 +02001952
wdenkc6097192002-11-03 00:24:07 +00001953 CONFIG_IDENT_STRING
1954
wdenk43d96162003-03-06 00:02:04 +00001955 If defined, this string will be added to the U-Boot
1956 version information (U_BOOT_VERSION)
wdenkc6097192002-11-03 00:24:07 +00001957
1958- Vendor Parameter Protection:
1959
wdenk43d96162003-03-06 00:02:04 +00001960 U-Boot considers the values of the environment
1961 variables "serial#" (Board Serial Number) and
wdenk7152b1d2003-09-05 23:19:14 +00001962 "ethaddr" (Ethernet Address) to be parameters that
wdenk43d96162003-03-06 00:02:04 +00001963 are set once by the board vendor / manufacturer, and
1964 protects these variables from casual modification by
1965 the user. Once set, these variables are read-only,
1966 and write or delete attempts are rejected. You can
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001967 change this behaviour:
wdenkc6097192002-11-03 00:24:07 +00001968
1969 If CONFIG_ENV_OVERWRITE is #defined in your config
1970 file, the write protection for vendor parameters is
wdenk47cd00f2003-03-06 13:39:27 +00001971 completely disabled. Anybody can change or delete
wdenkc6097192002-11-03 00:24:07 +00001972 these parameters.
1973
Joe Hershberger92ac5202015-05-04 14:55:14 -05001974 Alternatively, if you define _both_ an ethaddr in the
1975 default env _and_ CONFIG_OVERWRITE_ETHADDR_ONCE, a default
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02001976 Ethernet address is installed in the environment,
wdenkc6097192002-11-03 00:24:07 +00001977 which can be changed exactly ONCE by the user. [The
1978 serial# is unaffected by this, i. e. it remains
1979 read-only.]
1980
Joe Hershberger25980902012-12-11 22:16:31 -06001981 The same can be accomplished in a more flexible way
1982 for any variable by configuring the type of access
1983 to allow for those variables in the ".flags" variable
1984 or define CONFIG_ENV_FLAGS_LIST_STATIC.
1985
wdenkc6097192002-11-03 00:24:07 +00001986- Protected RAM:
1987 CONFIG_PRAM
1988
1989 Define this variable to enable the reservation of
1990 "protected RAM", i. e. RAM which is not overwritten
1991 by U-Boot. Define CONFIG_PRAM to hold the number of
1992 kB you want to reserve for pRAM. You can overwrite
1993 this default value by defining an environment
1994 variable "pram" to the number of kB you want to
1995 reserve. Note that the board info structure will
1996 still show the full amount of RAM. If pRAM is
1997 reserved, a new environment variable "mem" will
1998 automatically be defined to hold the amount of
1999 remaining RAM in a form that can be passed as boot
2000 argument to Linux, for instance like that:
2001
Wolfgang Denkfe126d82005-11-20 21:40:11 +01002002 setenv bootargs ... mem=\${mem}
wdenkc6097192002-11-03 00:24:07 +00002003 saveenv
2004
2005 This way you can tell Linux not to use this memory,
2006 either, which results in a memory region that will
2007 not be affected by reboots.
2008
2009 *WARNING* If your board configuration uses automatic
2010 detection of the RAM size, you must make sure that
2011 this memory test is non-destructive. So far, the
2012 following board configurations are known to be
2013 "pRAM-clean":
2014
Heiko Schocher5b8e76c2017-06-07 17:33:09 +02002015 IVMS8, IVML24, SPD8xx,
Wolfgang Denk1b0757e2012-10-24 02:36:15 +00002016 HERMES, IP860, RPXlite, LWMON,
Heiko Schocher2eb48ff2017-06-07 17:33:10 +02002017 FLAGADM
wdenkc6097192002-11-03 00:24:07 +00002018
Gabe Black40fef042012-12-02 04:55:18 +00002019- Access to physical memory region (> 4GB)
2020 Some basic support is provided for operations on memory not
2021 normally accessible to U-Boot - e.g. some architectures
2022 support access to more than 4GB of memory on 32-bit
2023 machines using physical address extension or similar.
2024 Define CONFIG_PHYSMEM to access this basic support, which
2025 currently only supports clearing the memory.
2026
wdenkc6097192002-11-03 00:24:07 +00002027- Error Recovery:
wdenkc6097192002-11-03 00:24:07 +00002028 CONFIG_NET_RETRY_COUNT
2029
wdenk43d96162003-03-06 00:02:04 +00002030 This variable defines the number of retries for
2031 network operations like ARP, RARP, TFTP, or BOOTP
2032 before giving up the operation. If not defined, a
2033 default value of 5 is used.
wdenkc6097192002-11-03 00:24:07 +00002034
Guennadi Liakhovetski40cb90e2008-04-03 17:04:19 +02002035 CONFIG_ARP_TIMEOUT
2036
2037 Timeout waiting for an ARP reply in milliseconds.
2038
Tetsuyuki Kobayashi48a3e992012-07-03 22:25:21 +00002039 CONFIG_NFS_TIMEOUT
2040
2041 Timeout in milliseconds used in NFS protocol.
2042 If you encounter "ERROR: Cannot umount" in nfs command,
2043 try longer timeout such as
2044 #define CONFIG_NFS_TIMEOUT 10000UL
2045
wdenkc6097192002-11-03 00:24:07 +00002046- Command Interpreter:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +02002047 CONFIG_SYS_PROMPT_HUSH_PS2
wdenkc6097192002-11-03 00:24:07 +00002048
2049 This defines the secondary prompt string, which is
2050 printed when the command interpreter needs more input
2051 to complete a command. Usually "> ".
2052
2053 Note:
2054
wdenk8bde7f72003-06-27 21:31:46 +00002055 In the current implementation, the local variables
2056 space and global environment variables space are
2057 separated. Local variables are those you define by
2058 simply typing `name=value'. To access a local
2059 variable later on, you have write `$name' or
2060 `${name}'; to execute the contents of a variable
2061 directly type `$name' at the command prompt.
wdenkc6097192002-11-03 00:24:07 +00002062
wdenk43d96162003-03-06 00:02:04 +00002063 Global environment variables are those you use
2064 setenv/printenv to work with. To run a command stored
2065 in such a variable, you need to use the run command,
2066 and you must not use the '$' sign to access them.
wdenkc6097192002-11-03 00:24:07 +00002067
2068 To store commands and special characters in a
2069 variable, please use double quotation marks
2070 surrounding the whole text of the variable, instead
2071 of the backslashes before semicolons and special
2072 symbols.
2073
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08002074- Command Line Editing and History:
Marek Vasutf3b267b2016-01-27 04:47:55 +01002075 CONFIG_CMDLINE_PS_SUPPORT
2076
2077 Enable support for changing the command prompt string
2078 at run-time. Only static string is supported so far.
2079 The string is obtained from environment variables PS1
2080 and PS2.
2081
wdenka8c7c702003-12-06 19:49:23 +00002082- Default Environment:
wdenkc6097192002-11-03 00:24:07 +00002083 CONFIG_EXTRA_ENV_SETTINGS
2084
wdenk43d96162003-03-06 00:02:04 +00002085 Define this to contain any number of null terminated
2086 strings (variable = value pairs) that will be part of
wdenk7152b1d2003-09-05 23:19:14 +00002087 the default environment compiled into the boot image.
wdenk2262cfe2002-11-18 00:14:45 +00002088
wdenk43d96162003-03-06 00:02:04 +00002089 For example, place something like this in your
2090 board's config file:
wdenkc6097192002-11-03 00:24:07 +00002091
2092 #define CONFIG_EXTRA_ENV_SETTINGS \
2093 "myvar1=value1\0" \
2094 "myvar2=value2\0"
2095
wdenk43d96162003-03-06 00:02:04 +00002096 Warning: This method is based on knowledge about the
2097 internal format how the environment is stored by the
2098 U-Boot code. This is NOT an official, exported
2099 interface! Although it is unlikely that this format
wdenk7152b1d2003-09-05 23:19:14 +00002100 will change soon, there is no guarantee either.
wdenkc6097192002-11-03 00:24:07 +00002101 You better know what you are doing here.
2102
wdenk43d96162003-03-06 00:02:04 +00002103 Note: overly (ab)use of the default environment is
2104 discouraged. Make sure to check other ways to preset
Wolfgang Denk74de7ae2009-04-01 23:34:12 +02002105 the environment like the "source" command or the
wdenk43d96162003-03-06 00:02:04 +00002106 boot command first.
wdenkc6097192002-11-03 00:24:07 +00002107
Simon Glass06fd8532012-11-30 13:01:17 +00002108 CONFIG_DELAY_ENVIRONMENT
2109
2110 Normally the environment is loaded when the board is
Jeremiah Mahlerb445bbb2015-01-04 18:56:50 -08002111 initialised so that it is available to U-Boot. This inhibits
Simon Glass06fd8532012-11-30 13:01:17 +00002112 that so that the environment is not available until
2113 explicitly loaded later by U-Boot code. With CONFIG_OF_CONTROL
2114 this is instead controlled by the value of
2115 /config/load-environment.
2116
Wolfgang Denkecb0ccd2005-09-24 22:37:32 +02002117- TFTP Fixed UDP Port:
2118 CONFIG_TFTP_PORT
2119
Wolfgang Denk28cb9372005-09-24 23:25:46 +02002120 If this is defined, the environment variable tftpsrcp
Wolfgang Denkecb0ccd2005-09-24 22:37:32 +02002121 is used to supply the TFTP UDP source port value.
Wolfgang Denk28cb9372005-09-24 23:25:46 +02002122 If tftpsrcp isn't defined, the normal pseudo-random port
Wolfgang Denkecb0ccd2005-09-24 22:37:32 +02002123 number generator is used.
2124
Wolfgang Denk28cb9372005-09-24 23:25:46 +02002125 Also, the environment variable tftpdstp is used to supply
2126 the TFTP UDP destination port value. If tftpdstp isn't
2127 defined, the normal port 69 is used.
2128
2129 The purpose for tftpsrcp is to allow a TFTP server to
Wolfgang Denkecb0ccd2005-09-24 22:37:32 +02002130 blindly start the TFTP transfer using the pre-configured
2131 target IP address and UDP port. This has the effect of
2132 "punching through" the (Windows XP) firewall, allowing
2133 the remainder of the TFTP transfer to proceed normally.
2134 A better solution is to properly configure the firewall,
2135 but sometimes that is not allowed.
2136
wdenka8c7c702003-12-06 19:49:23 +00002137- Show boot progress:
wdenkc6097192002-11-03 00:24:07 +00002138 CONFIG_SHOW_BOOT_PROGRESS
2139
wdenk43d96162003-03-06 00:02:04 +00002140 Defining this option allows to add some board-
2141 specific code (calling a user-provided function
2142 "show_boot_progress(int)") that enables you to show
2143 the system's boot progress on some display (for
2144 example, some LED's) on your board. At the moment,
2145 the following checkpoints are implemented:
wdenkc6097192002-11-03 00:24:07 +00002146
Simon Glass94fd1312012-09-28 08:56:37 +00002147
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002148Legacy uImage format:
2149
wdenkc6097192002-11-03 00:24:07 +00002150 Arg Where When
2151 1 common/cmd_bootm.c before attempting to boot an image
wdenkba56f622004-02-06 23:19:44 +00002152 -1 common/cmd_bootm.c Image header has bad magic number
wdenkc6097192002-11-03 00:24:07 +00002153 2 common/cmd_bootm.c Image header has correct magic number
wdenkba56f622004-02-06 23:19:44 +00002154 -2 common/cmd_bootm.c Image header has bad checksum
wdenkc6097192002-11-03 00:24:07 +00002155 3 common/cmd_bootm.c Image header has correct checksum
wdenkba56f622004-02-06 23:19:44 +00002156 -3 common/cmd_bootm.c Image data has bad checksum
wdenkc6097192002-11-03 00:24:07 +00002157 4 common/cmd_bootm.c Image data has correct checksum
2158 -4 common/cmd_bootm.c Image is for unsupported architecture
2159 5 common/cmd_bootm.c Architecture check OK
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002160 -5 common/cmd_bootm.c Wrong Image Type (not kernel, multi)
wdenkc6097192002-11-03 00:24:07 +00002161 6 common/cmd_bootm.c Image Type check OK
2162 -6 common/cmd_bootm.c gunzip uncompression error
2163 -7 common/cmd_bootm.c Unimplemented compression type
2164 7 common/cmd_bootm.c Uncompression OK
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002165 8 common/cmd_bootm.c No uncompress/copy overwrite error
wdenkc6097192002-11-03 00:24:07 +00002166 -9 common/cmd_bootm.c Unsupported OS (not Linux, BSD, VxWorks, QNX)
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002167
2168 9 common/image.c Start initial ramdisk verification
2169 -10 common/image.c Ramdisk header has bad magic number
2170 -11 common/image.c Ramdisk header has bad checksum
2171 10 common/image.c Ramdisk header is OK
2172 -12 common/image.c Ramdisk data has bad checksum
2173 11 common/image.c Ramdisk data has correct checksum
2174 12 common/image.c Ramdisk verification complete, start loading
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002175 -13 common/image.c Wrong Image Type (not PPC Linux ramdisk)
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002176 13 common/image.c Start multifile image verification
2177 14 common/image.c No initial ramdisk, no multifile, continue.
2178
Wolfgang Denkc0f40852011-10-26 10:21:21 +00002179 15 arch/<arch>/lib/bootm.c All preparation done, transferring control to OS
wdenkc6097192002-11-03 00:24:07 +00002180
Stefan Roesea47a12b2010-04-15 16:07:28 +02002181 -30 arch/powerpc/lib/board.c Fatal error, hang the system
wdenk11dadd52004-02-27 00:07:27 +00002182 -31 post/post.c POST test failed, detected by post_output_backlog()
2183 -32 post/post.c POST test failed, detected by post_run_single()
wdenk63e73c92004-02-23 22:22:28 +00002184
Heiko Schocher566a4942007-06-22 19:11:54 +02002185 34 common/cmd_doc.c before loading a Image from a DOC device
2186 -35 common/cmd_doc.c Bad usage of "doc" command
2187 35 common/cmd_doc.c correct usage of "doc" command
2188 -36 common/cmd_doc.c No boot device
2189 36 common/cmd_doc.c correct boot device
2190 -37 common/cmd_doc.c Unknown Chip ID on boot device
2191 37 common/cmd_doc.c correct chip ID found, device available
2192 -38 common/cmd_doc.c Read Error on boot device
2193 38 common/cmd_doc.c reading Image header from DOC device OK
2194 -39 common/cmd_doc.c Image header has bad magic number
2195 39 common/cmd_doc.c Image header has correct magic number
2196 -40 common/cmd_doc.c Error reading Image from DOC device
2197 40 common/cmd_doc.c Image header has correct magic number
2198 41 common/cmd_ide.c before loading a Image from a IDE device
2199 -42 common/cmd_ide.c Bad usage of "ide" command
2200 42 common/cmd_ide.c correct usage of "ide" command
2201 -43 common/cmd_ide.c No boot device
2202 43 common/cmd_ide.c boot device found
2203 -44 common/cmd_ide.c Device not available
2204 44 common/cmd_ide.c Device available
2205 -45 common/cmd_ide.c wrong partition selected
2206 45 common/cmd_ide.c partition selected
2207 -46 common/cmd_ide.c Unknown partition table
2208 46 common/cmd_ide.c valid partition table found
2209 -47 common/cmd_ide.c Invalid partition type
2210 47 common/cmd_ide.c correct partition type
2211 -48 common/cmd_ide.c Error reading Image Header on boot device
2212 48 common/cmd_ide.c reading Image Header from IDE device OK
2213 -49 common/cmd_ide.c Image header has bad magic number
2214 49 common/cmd_ide.c Image header has correct magic number
2215 -50 common/cmd_ide.c Image header has bad checksum
2216 50 common/cmd_ide.c Image header has correct checksum
2217 -51 common/cmd_ide.c Error reading Image from IDE device
2218 51 common/cmd_ide.c reading Image from IDE device OK
2219 52 common/cmd_nand.c before loading a Image from a NAND device
2220 -53 common/cmd_nand.c Bad usage of "nand" command
2221 53 common/cmd_nand.c correct usage of "nand" command
2222 -54 common/cmd_nand.c No boot device
2223 54 common/cmd_nand.c boot device found
2224 -55 common/cmd_nand.c Unknown Chip ID on boot device
2225 55 common/cmd_nand.c correct chip ID found, device available
2226 -56 common/cmd_nand.c Error reading Image Header on boot device
2227 56 common/cmd_nand.c reading Image Header from NAND device OK
2228 -57 common/cmd_nand.c Image header has bad magic number
2229 57 common/cmd_nand.c Image header has correct magic number
2230 -58 common/cmd_nand.c Error reading Image from NAND device
2231 58 common/cmd_nand.c reading Image from NAND device OK
wdenkc6097192002-11-03 00:24:07 +00002232
Heiko Schocher566a4942007-06-22 19:11:54 +02002233 -60 common/env_common.c Environment has a bad CRC, using default
wdenkc6097192002-11-03 00:24:07 +00002234
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002235 64 net/eth.c starting with Ethernet configuration.
Heiko Schocher566a4942007-06-22 19:11:54 +02002236 -64 net/eth.c no Ethernet found.
2237 65 net/eth.c Ethernet found.
wdenk206c60c2003-09-18 10:02:25 +00002238
Heiko Schocher566a4942007-06-22 19:11:54 +02002239 -80 common/cmd_net.c usage wrong
Joe Hershbergerbc0571f2015-04-08 01:41:21 -05002240 80 common/cmd_net.c before calling net_loop()
2241 -81 common/cmd_net.c some error in net_loop() occurred
2242 81 common/cmd_net.c net_loop() back without error
Heiko Schocher566a4942007-06-22 19:11:54 +02002243 -82 common/cmd_net.c size == 0 (File with size 0 loaded)
2244 82 common/cmd_net.c trying automatic boot
Wolfgang Denk74de7ae2009-04-01 23:34:12 +02002245 83 common/cmd_net.c running "source" command
2246 -83 common/cmd_net.c some error in automatic boot or "source" command
Heiko Schocher566a4942007-06-22 19:11:54 +02002247 84 common/cmd_net.c end without errors
wdenkc6097192002-11-03 00:24:07 +00002248
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002249FIT uImage format:
2250
2251 Arg Where When
2252 100 common/cmd_bootm.c Kernel FIT Image has correct format
2253 -100 common/cmd_bootm.c Kernel FIT Image has incorrect format
2254 101 common/cmd_bootm.c No Kernel subimage unit name, using configuration
2255 -101 common/cmd_bootm.c Can't get configuration for kernel subimage
2256 102 common/cmd_bootm.c Kernel unit name specified
2257 -103 common/cmd_bootm.c Can't get kernel subimage node offset
Marian Balakowiczf773bea2008-03-12 10:35:46 +01002258 103 common/cmd_bootm.c Found configuration node
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002259 104 common/cmd_bootm.c Got kernel subimage node offset
2260 -104 common/cmd_bootm.c Kernel subimage hash verification failed
2261 105 common/cmd_bootm.c Kernel subimage hash verification OK
2262 -105 common/cmd_bootm.c Kernel subimage is for unsupported architecture
2263 106 common/cmd_bootm.c Architecture check OK
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002264 -106 common/cmd_bootm.c Kernel subimage has wrong type
2265 107 common/cmd_bootm.c Kernel subimage type OK
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002266 -107 common/cmd_bootm.c Can't get kernel subimage data/size
2267 108 common/cmd_bootm.c Got kernel subimage data/size
2268 -108 common/cmd_bootm.c Wrong image type (not legacy, FIT)
2269 -109 common/cmd_bootm.c Can't get kernel subimage type
2270 -110 common/cmd_bootm.c Can't get kernel subimage comp
2271 -111 common/cmd_bootm.c Can't get kernel subimage os
2272 -112 common/cmd_bootm.c Can't get kernel subimage load address
2273 -113 common/cmd_bootm.c Image uncompress/copy overwrite error
2274
2275 120 common/image.c Start initial ramdisk verification
2276 -120 common/image.c Ramdisk FIT image has incorrect format
2277 121 common/image.c Ramdisk FIT image has correct format
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002278 122 common/image.c No ramdisk subimage unit name, using configuration
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002279 -122 common/image.c Can't get configuration for ramdisk subimage
2280 123 common/image.c Ramdisk unit name specified
2281 -124 common/image.c Can't get ramdisk subimage node offset
2282 125 common/image.c Got ramdisk subimage node offset
2283 -125 common/image.c Ramdisk subimage hash verification failed
2284 126 common/image.c Ramdisk subimage hash verification OK
2285 -126 common/image.c Ramdisk subimage for unsupported architecture
2286 127 common/image.c Architecture check OK
2287 -127 common/image.c Can't get ramdisk subimage data/size
2288 128 common/image.c Got ramdisk subimage data/size
2289 129 common/image.c Can't get ramdisk load address
2290 -129 common/image.c Got ramdisk load address
2291
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002292 -130 common/cmd_doc.c Incorrect FIT image format
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002293 131 common/cmd_doc.c FIT image format OK
2294
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002295 -140 common/cmd_ide.c Incorrect FIT image format
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002296 141 common/cmd_ide.c FIT image format OK
2297
Marcel Ziswiler11ccc332008-07-09 08:17:15 +02002298 -150 common/cmd_nand.c Incorrect FIT image format
Marian Balakowicz1372cce2008-03-12 10:33:01 +01002299 151 common/cmd_nand.c FIT image format OK
2300
Wolfgang Denk4cf26092011-10-07 09:58:21 +02002301- Standalone program support:
2302 CONFIG_STANDALONE_LOAD_ADDR
2303
Wolfgang Denk6feff892011-10-09 21:06:34 +02002304 This option defines a board specific value for the
2305 address where standalone program gets loaded, thus
2306 overwriting the architecture dependent default
Wolfgang Denk4cf26092011-10-07 09:58:21 +02002307 settings.
2308
2309- Frame Buffer Address:
2310 CONFIG_FB_ADDR
2311
2312 Define CONFIG_FB_ADDR if you want to use specific
Wolfgang Denk44a53b52013-01-03 00:43:59 +00002313 address for frame buffer. This is typically the case
2314 when using a graphics controller has separate video
2315 memory. U-Boot will then place the frame buffer at
2316 the given address instead of dynamically reserving it
2317 in system RAM by calling lcd_setmem(), which grabs
2318 the memory for the frame buffer depending on the
2319 configured panel size.
Wolfgang Denk4cf26092011-10-07 09:58:21 +02002320
2321 Please see board_init_f function.
2322
Detlev Zundelcccfc2a2009-12-01 17:16:19 +01002323- Automatic software updates via TFTP server
2324 CONFIG_UPDATE_TFTP
2325 CONFIG_UPDATE_TFTP_CNT_MAX
2326 CONFIG_UPDATE_TFTP_MSEC_MAX
2327
2328 These options enable and control the auto-update feature;
2329 for a more detailed description refer to doc/README.update.
2330
2331- MTD Support (mtdparts command, UBI support)
Heiko Schocherff94bc42014-06-24 10:10:04 +02002332 CONFIG_MTD_UBI_WL_THRESHOLD
2333 This parameter defines the maximum difference between the highest
2334 erase counter value and the lowest erase counter value of eraseblocks
2335 of UBI devices. When this threshold is exceeded, UBI starts performing
2336 wear leveling by means of moving data from eraseblock with low erase
2337 counter to eraseblocks with high erase counter.
2338
2339 The default value should be OK for SLC NAND flashes, NOR flashes and
2340 other flashes which have eraseblock life-cycle 100000 or more.
2341 However, in case of MLC NAND flashes which typically have eraseblock
2342 life-cycle less than 10000, the threshold should be lessened (e.g.,
2343 to 128 or 256, although it does not have to be power of 2).
2344
2345 default: 4096
Simon Glassc654b512014-10-23 18:58:54 -06002346
Heiko Schocherff94bc42014-06-24 10:10:04 +02002347 CONFIG_MTD_UBI_BEB_LIMIT
2348 This option specifies the maximum bad physical eraseblocks UBI
2349 expects on the MTD device (per 1024 eraseblocks). If the
2350 underlying flash does not admit of bad eraseblocks (e.g. NOR
2351 flash), this value is ignored.
2352
2353 NAND datasheets often specify the minimum and maximum NVM
2354 (Number of Valid Blocks) for the flashes' endurance lifetime.
2355 The maximum expected bad eraseblocks per 1024 eraseblocks
2356 then can be calculated as "1024 * (1 - MinNVB / MaxNVB)",
2357 which gives 20 for most NANDs (MaxNVB is basically the total
2358 count of eraseblocks on the chip).
2359
2360 To put it differently, if this value is 20, UBI will try to
2361 reserve about 1.9% of physical eraseblocks for bad blocks
2362 handling. And that will be 1.9% of eraseblocks on the entire
2363 NAND chip, not just the MTD partition UBI attaches. This means
2364 that if you have, say, a NAND flash chip admits maximum 40 bad
2365 eraseblocks, and it is split on two MTD partitions of the same
2366 size, UBI will reserve 40 eraseblocks when attaching a
2367 partition.
2368
2369 default: 20
2370
2371 CONFIG_MTD_UBI_FASTMAP
2372 Fastmap is a mechanism which allows attaching an UBI device
2373 in nearly constant time. Instead of scanning the whole MTD device it
2374 only has to locate a checkpoint (called fastmap) on the device.
2375 The on-flash fastmap contains all information needed to attach
2376 the device. Using fastmap makes only sense on large devices where
2377 attaching by scanning takes long. UBI will not automatically install
2378 a fastmap on old images, but you can set the UBI parameter
2379 CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT to 1 if you want so. Please note
2380 that fastmap-enabled images are still usable with UBI implementations
2381 without fastmap support. On typical flash devices the whole fastmap
2382 fits into one PEB. UBI will reserve PEBs to hold two fastmaps.
2383
2384 CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT
2385 Set this parameter to enable fastmap automatically on images
2386 without a fastmap.
2387 default: 0
2388
Heiko Schocher0195a7b2015-10-22 06:19:21 +02002389 CONFIG_MTD_UBI_FM_DEBUG
2390 Enable UBI fastmap debug
2391 default: 0
2392
Daniel Schwierzeck6a11cf42011-07-18 07:48:07 +00002393- SPL framework
Wolfgang Denk04e5ae72011-09-11 21:24:09 +02002394 CONFIG_SPL
2395 Enable building of SPL globally.
Daniel Schwierzeck6a11cf42011-07-18 07:48:07 +00002396
Tom Rini95579792012-02-14 07:29:40 +00002397 CONFIG_SPL_LDSCRIPT
2398 LDSCRIPT for linking the SPL binary.
2399
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +00002400 CONFIG_SPL_MAX_FOOTPRINT
2401 Maximum size in memory allocated to the SPL, BSS included.
2402 When defined, the linker checks that the actual memory
2403 used by SPL from _start to __bss_end does not exceed it.
Albert ARIBAUD8960af82013-04-14 04:48:38 +00002404 CONFIG_SPL_MAX_FOOTPRINT and CONFIG_SPL_BSS_MAX_SIZE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +00002405 must not be both defined at the same time.
2406
Tom Rini95579792012-02-14 07:29:40 +00002407 CONFIG_SPL_MAX_SIZE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +00002408 Maximum size of the SPL image (text, data, rodata, and
2409 linker lists sections), BSS excluded.
2410 When defined, the linker checks that the actual size does
2411 not exceed it.
Tom Rini95579792012-02-14 07:29:40 +00002412
Scott Wood94a45bb2012-09-20 19:05:12 -05002413 CONFIG_SPL_RELOC_TEXT_BASE
2414 Address to relocate to. If unspecified, this is equal to
2415 CONFIG_SPL_TEXT_BASE (i.e. no relocation is done).
2416
Tom Rini95579792012-02-14 07:29:40 +00002417 CONFIG_SPL_BSS_START_ADDR
2418 Link address for the BSS within the SPL binary.
2419
2420 CONFIG_SPL_BSS_MAX_SIZE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +00002421 Maximum size in memory allocated to the SPL BSS.
2422 When defined, the linker checks that the actual memory used
2423 by SPL from __bss_start to __bss_end does not exceed it.
Albert ARIBAUD8960af82013-04-14 04:48:38 +00002424 CONFIG_SPL_MAX_FOOTPRINT and CONFIG_SPL_BSS_MAX_SIZE
Albert ARIBAUD6ebc3462013-04-12 05:14:30 +00002425 must not be both defined at the same time.
Tom Rini95579792012-02-14 07:29:40 +00002426
2427 CONFIG_SPL_STACK
2428 Adress of the start of the stack SPL will use
2429
Albert ARIBAUD \(3ADEV\)8c80eb32015-03-31 11:40:50 +02002430 CONFIG_SPL_PANIC_ON_RAW_IMAGE
2431 When defined, SPL will panic() if the image it has
2432 loaded does not have a signature.
2433 Defining this is useful when code which loads images
2434 in SPL cannot guarantee that absolutely all read errors
2435 will be caught.
2436 An example is the LPC32XX MLC NAND driver, which will
2437 consider that a completely unreadable NAND block is bad,
2438 and thus should be skipped silently.
2439
Scott Wood94a45bb2012-09-20 19:05:12 -05002440 CONFIG_SPL_RELOC_STACK
2441 Adress of the start of the stack SPL will use after
2442 relocation. If unspecified, this is equal to
2443 CONFIG_SPL_STACK.
2444
Tom Rini95579792012-02-14 07:29:40 +00002445 CONFIG_SYS_SPL_MALLOC_START
2446 Starting address of the malloc pool used in SPL.
Fabio Estevam9ac4fc82015-11-12 12:30:19 -02002447 When this option is set the full malloc is used in SPL and
2448 it is set up by spl_init() and before that, the simple malloc()
2449 can be used if CONFIG_SYS_MALLOC_F is defined.
Tom Rini95579792012-02-14 07:29:40 +00002450
2451 CONFIG_SYS_SPL_MALLOC_SIZE
2452 The size of the malloc pool used in SPL.
Daniel Schwierzeck6a11cf42011-07-18 07:48:07 +00002453
Tom Rini9607faf2014-03-28 12:03:39 -04002454 CONFIG_SPL_OS_BOOT
2455 Enable booting directly to an OS from SPL.
2456 See also: doc/README.falcon
2457
Tom Rini861a86f2012-08-13 11:37:56 -07002458 CONFIG_SPL_DISPLAY_PRINT
2459 For ARM, enable an optional function to print more information
2460 about the running system.
2461
Scott Wood4b919722012-09-20 16:35:21 -05002462 CONFIG_SPL_INIT_MINIMAL
2463 Arch init code should be built for a very small image
2464
Paul Kocialkowskib97300b2014-11-08 23:14:56 +01002465 CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION
2466 Partition on the MMC to load U-Boot from when the MMC is being
2467 used in raw mode
2468
Peter Korsgaard2b75b0a2013-05-13 08:36:29 +00002469 CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR
2470 Sector to load kernel uImage from when MMC is being
2471 used in raw mode (for Falcon mode)
2472
2473 CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR,
2474 CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS
2475 Sector and number of sectors to load kernel argument
2476 parameters from when MMC is being used in raw mode
2477 (for falcon mode)
2478
Paul Kocialkowskie2ccdf82014-11-08 23:14:55 +01002479 CONFIG_SYS_MMCSD_FS_BOOT_PARTI