blob: 3f6f8dd0afbc6479bdfbde3e111caa1e71faafc0 [file] [log] [blame]
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +02001/*
2 * (C) Copyright 2006
3 * MicroSys GmbH
4 *
5 * (C) Copyright 2009
6 * Wolfgang Grandegger, DENX Software Engineering, wg@denx.de.
7 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02008 * SPDX-License-Identifier: GPL-2.0+
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +02009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
14/*
15 * High Level Configuration Options
16 */
17
18#define CONFIG_MPC5200
Masahiro Yamadab2a6dfe2014-01-16 11:03:07 +090019#define CONFIG_MPX5200 1 /* MPX5200 board */
20#define CONFIG_MPC5200_DDR 1 /* use DDR RAM */
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +020021#define CONFIG_IPEK01 /* Motherboard is ipek01 */
Anatolij Gustschindfcd23e2015-08-14 07:04:19 +020022#define CONFIG_SYS_GENERIC_BOARD
23#define CONFIG_DISPLAY_BOARDINFO
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +020024
Wolfgang Denk2ae18242010-10-06 09:05:45 +020025#define CONFIG_SYS_TEXT_BASE 0xfc000000
26
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +020027#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33MHz */
28
29#define CONFIG_MISC_INIT_R
30
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +020031#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
32#ifdef CONFIG_CMD_KGDB
33#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
34#endif
35
36/*
37 * Serial console configuration
38 */
39#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
40#define CONFIG_BAUDRATE 115200 /* ... at 9600 bps */
41#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
42
43#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
44
45/*
46 * Video configuration for LIME GDC
47 */
48#define CONFIG_VIDEO
49#ifdef CONFIG_VIDEO
50#define CONFIG_VIDEO_MB862xx
51#define CONFIG_VIDEO_MB862xx_ACCEL
52#define VIDEO_FB_16BPP_WORD_SWAP
53#define CONFIG_CFB_CONSOLE
54#define CONFIG_VIDEO_LOGO
55#define CONFIG_VIDEO_BMP_LOGO
56#define CONFIG_CONSOLE_EXTRA_INFO
57#define CONFIG_VGA_AS_SINGLE_DEVICE
58#define CONFIG_SYS_CONSOLE_IS_IN_ENV
59#define CONFIG_VIDEO_SW_CURSOR
60#define CONFIG_SPLASH_SCREEN
61#define CONFIG_VIDEO_BMP_GZIP
62#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20) /* decompressed img */
63/* Lime clock frequency */
64#define CONFIG_SYS_MB862xx_CCF 0x90000 /* geo 166MHz other 133MHz */
65/* SDRAM parameter */
66#define CONFIG_SYS_MB862xx_MMR 0x41c767e3
67#endif
68
69/*
70 * PCI Mapping:
71 * 0x40000000 - 0x4fffffff - PCI Memory
72 * 0x50000000 - 0x50ffffff - PCI IO Space
73 */
74#define CONFIG_PCI 1
75#define CONFIG_PCI_PNP 1
76#define CONFIG_PCI_SCAN_SHOW 1
77
78#define CONFIG_PCI_MEM_BUS 0x40000000
79#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
80#define CONFIG_PCI_MEM_SIZE 0x10000000
81
82#define CONFIG_PCI_IO_BUS 0x50000000
83#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
84#define CONFIG_PCI_IO_SIZE 0x01000000
85
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +020086#define CONFIG_MII 1
87#define CONFIG_EEPRO100 1
88#define CONFIG_SYS_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
89
90/* Partitions */
91#define CONFIG_DOS_PARTITION
92
93/* USB */
94#define CONFIG_USB_OHCI_NEW
95#define CONFIG_SYS_OHCI_BE_CONTROLLER
96#define CONFIG_USB_STORAGE
97
98#define CONFIG_SYS_USB_OHCI_CPU_INIT
99#define CONFIG_SYS_USB_OHCI_REGS_BASE MPC5XXX_USB
100#define CONFIG_SYS_USB_OHCI_SLOT_NAME "mpc5200"
101#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
102
103/*
104 * Command line configuration.
105 */
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200106#ifdef CONFIG_VIDEO
107#define CONFIG_CMD_BMP /* BMP support */
108#endif
109#define CONFIG_CMD_DATE /* support for RTC, date/time...*/
110#define CONFIG_CMD_DHCP /* DHCP Support */
111#define CONFIG_CMD_FAT /* FAT support */
112#define CONFIG_CMD_I2C /* I2C serial bus support */
113#define CONFIG_CMD_IDE /* IDE harddisk support */
114#define CONFIG_CMD_IRQ /* irqinfo */
115#define CONFIG_CMD_MII /* MII support */
116#define CONFIG_CMD_PCI /* pciinfo */
117#define CONFIG_CMD_USB /* USB Support */
118
119#define CONFIG_SYS_LOWBOOT 1
120
121/*
122 * Autobooting
123 */
124#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
125
126#define CONFIG_PREBOOT "echo;" \
127 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
128 "echo"
129
130#undef CONFIG_BOOTARGS
131
132#define CONFIG_EXTRA_ENV_SETTINGS \
133 "netdev=eth0\0" \
134 "consoledev=ttyPSC0\0" \
135 "hostname=ipek01\0" \
136 "nfsargs=setenv bootargs root=/dev/nfs rw " \
137 "nfsroot=${serverip}:${rootpath}\0" \
138 "ramargs=setenv bootargs root=/dev/ram rw\0" \
139 "addip=setenv bootargs ${bootargs} " \
140 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
141 ":${hostname}:${netdev}:off panic=1\0" \
142 "addtty=setenv bootargs ${bootargs} " \
143 "console=${consoledev},${baudrate}\0" \
144 "flash_nfs=run nfsargs addip addtty;" \
145 "bootm ${kernel_addr} - ${fdtaddr}\0" \
146 "flash_self=run ramargs addip addtty;" \
147 "bootm ${kernel_addr} ${ramdisk_addr} ${fdtaddr}\0" \
148 "net_nfs=tftp 200000 ${bootfile}; tftp ${fdtaddr} ${fdtfile};" \
149 "run nfsargs addip addtty;" \
150 "bootm ${loadaddr} - ${fdtaddr}\0" \
151 "rootpath=/opt/eldk/ppc_6xx\0" \
152 "bootfile=ipek01/uImage\0" \
153 "load=tftp 100000 ipek01/u-boot.bin\0" \
154 "update=protect off FC000000 +60000; era FC000000 +60000; " \
155 "cp.b 100000 FC000000 ${filesize}\0" \
156 "upd=run load;run update\0" \
157 "fdtaddr=800000\0" \
158 "loadaddr=400000\0" \
159 "fdtfile=ipek01/ipek01.dtb\0" \
160 ""
161
162#define CONFIG_BOOTCOMMAND "run flash_self"
163
164/*
165 * IPB Bus clocking configuration.
166 */
167#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* for 133MHz */
168/* PCI clock must be 33, because board will not boot */
169#undef CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2 /* for 66MHz */
170
171/*
172 * Open firmware flat tree support
173 */
174#define CONFIG_OF_LIBFDT 1
175#define CONFIG_OF_BOARD_SETUP 1
176
177#define OF_CPU "PowerPC,5200@0"
178#define OF_SOC "soc5200@f0000000"
179#define OF_TBCLK (bd->bi_busfreq / 4)
180
181/*
182 * I2C configuration
183 */
184#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
185#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #1 or #2 */
186
187#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
188#define CONFIG_SYS_I2C_SLAVE 0x7F
189
190/*
191 * EEPROM configuration
192 */
193#define CONFIG_SYS_I2C_EEPROM_ADDR 0x53
194#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
195#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
196#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
197
198/*
199 * RTC configuration
200 */
201#define CONFIG_RTC_PCF8563
202#define CONFIG_SYS_I2C_RTC_ADDR 0x51
203
204#define CONFIG_SYS_FLASH_BASE 0xFC000000
205#define CONFIG_SYS_FLASH_SIZE 0x01000000
206#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + \
207 CONFIG_SYS_MONITOR_LEN)
208
209#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
210#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
211#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
212
213/* use CFI flash driver */
214#define CONFIG_FLASH_CFI_DRIVER
215#define CONFIG_SYS_FLASH_CFI
216#define CONFIG_SYS_FLASH_EMPTY_INFO
217#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
218
219/*
220 * Environment settings
221 */
222#define CONFIG_ENV_IS_IN_FLASH 1
223#define CONFIG_ENV_SIZE 0x10000
224#define CONFIG_ENV_SECT_SIZE 0x20000
225#define CONFIG_ENV_OVERWRITE 1
226#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
227#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
228
229/*
230 * Memory map
231 */
232#define CONFIG_SYS_MBAR 0xf0000000
233#define CONFIG_SYS_SDRAM_BASE 0x00000000
234#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
235#define CONFIG_SYS_SRAM_BASE 0xF1000000
236#define CONFIG_SYS_SRAM_SIZE 0x00200000
237#define CONFIG_SYS_LIME_BASE 0xE4000000
238#define CONFIG_SYS_LIME_SIZE 0x04000000
239#define CONFIG_SYS_FPGA_BASE 0xC0000000
240#define CONFIG_SYS_FPGA_SIZE 0x10000000
241#define CONFIG_SYS_MPEG_BASE 0xe2000000
242#define CONFIG_SYS_MPEG_SIZE 0x01000000
243#define CONFIG_SYS_CF_BASE 0xe1000000
244#define CONFIG_SYS_CF_SIZE 0x01000000
245
246/* Use SRAM until RAM will be available */
247#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
248/* End of used area in DPRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200249#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200250
Wolfgang Denk553f0982010-10-26 13:32:32 +0200251#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200252 GENERATED_GBL_DATA_SIZE)
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200253#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
254
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200255#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200256#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
257# define CONFIG_SYS_RAMBOOT 1
258#endif
259
260#define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
261#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* Reserve 128 kB for malloc() */
262#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
263
264/*
265 * Ethernet configuration
266 */
267#define CONFIG_MPC5xxx_FEC 1
268#define CONFIG_MPC5xxx_FEC_MII100
269#define CONFIG_PHY_ADDR 0x00
270
271/*
272 * GPIO configuration
273 */
274#define CONFIG_SYS_GPS_PORT_CONFIG 0x1d556624
275
276/*
277 * Miscellaneous configurable options
278 */
279#define CONFIG_SYS_LONGHELP /* undef to save memory */
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200280#ifdef CONFIG_CMD_KGDB
281#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
282#else
283#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
284#endif
285/* Print Buffer Size */
286#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
287 sizeof(CONFIG_SYS_PROMPT) + 16)
288/* max number of command args */
289#define CONFIG_SYS_MAXARGS 16
290/* Boot Argument Buffer Size */
291#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
292
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200293#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
294#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1...15 MB in DRAM */
295
296#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
297
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200298#define CONFIG_LOOPW
299
300/*
301 * Various low-level settings
302 */
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200303#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
304#define CONFIG_SYS_HID0_FINAL HID0_ICE
Wolfgang Grandeggercd12f612009-10-23 12:03:16 +0200305
306#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
307#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
308#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
309#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
310#define CONFIG_SYS_CS1_START CONFIG_SYS_SRAM_BASE
311#define CONFIG_SYS_CS1_SIZE CONFIG_SYS_SRAM_SIZE
312#define CONFIG_SYS_CS3_START CONFIG_SYS_LIME_BASE
313#define CONFIG_SYS_CS3_SIZE CONFIG_SYS_LIME_SIZE
314#define CONFIG_SYS_CS6_START CONFIG_SYS_FPGA_BASE
315#define CONFIG_SYS_CS6_SIZE CONFIG_SYS_FPGA_SIZE
316#define CONFIG_SYS_CS5_START CONFIG_SYS_CF_BASE
317#define CONFIG_SYS_CS5_SIZE CONFIG_SYS_CF_SIZE
318#define CONFIG_SYS_CS7_START CONFIG_SYS_MPEG_BASE
319#define CONFIG_SYS_CS7_SIZE CONFIG_SYS_MPEG_SIZE
320
321#ifdef CONFIG_SYS_PCISPEED_66
322#define CONFIG_SYS_BOOTCS_CFG 0x0006F900
323#define CONFIG_SYS_CS1_CFG 0x0004FB00
324#define CONFIG_SYS_CS2_CFG 0x0006F900
325#else
326#define CONFIG_SYS_BOOTCS_CFG 0x0002F900
327#define CONFIG_SYS_CS1_CFG 0x0001FB00
328#define CONFIG_SYS_CS2_CFG 0x0002F90C
329#endif
330
331/*
332 * Ack active, Muxed mode, AS=24 bit address, DS=32 bit data, 0
333 * waitstates, writeswap and readswap enabled
334 */
335#define CONFIG_SYS_CS3_CFG 0x00FFFB0C
336#define CONFIG_SYS_CS6_CFG 0x00FFFB0C
337#define CONFIG_SYS_CS7_CFG 0x4040751C
338
339#define CONFIG_SYS_CS_BURST 0x00000000
340#define CONFIG_SYS_CS_DEADCYCLE 0x33330000
341
342#define CONFIG_SYS_RESET_ADDRESS 0xff000000
343
344/*-----------------------------------------------------------------------
345 * USB stuff
346 *-----------------------------------------------------------------------
347 */
348#define CONFIG_USB_CLOCK 0x0001BBBB
349#define CONFIG_USB_CONFIG 0x00005000
350
351/*-----------------------------------------------------------------------
352 * IDE/ATA stuff Supports IDE harddisk
353 *-----------------------------------------------------------------------
354 */
355#define CONFIG_IDE_PREINIT
356
357#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
358#define CONFIG_SYS_IDE_MAXDEVICE 2 /* max. 2 drives per IDE bus */
359
360#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
361
362#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
363
364/* Offset for data I/O */
365#define CONFIG_SYS_ATA_DATA_OFFSET (0x0060)
366
367/* Offset for normal register accesses */
368#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
369
370/* Offset for alternate registers */
371#define CONFIG_SYS_ATA_ALT_OFFSET (0x005C)
372
373/* Interval between registers */
374#define CONFIG_SYS_ATA_STRIDE 4
375
376#endif /* __CONFIG_H */