blob: b4a317f724438ff5874f3099d72bf0a298393f99 [file] [log] [blame]
Vladimir Barinov60c04672015-02-14 01:06:13 +03001/*
2 * include/configs/porter.h
3 * This file is Porter board configuration.
4 *
5 * Copyright (C) 2015 Renesas Electronics Corporation
6 * Copyright (C) 2015 Cogent Embedded, Inc.
7 *
8 * SPDX-License-Identifier: GPL-2.0
9 */
10
11#ifndef __PORTER_H
12#define __PORTER_H
13
14#undef DEBUG
Nobuhiro Iwamatsu1cc95f62015-10-10 05:58:28 +090015#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Porter"
Vladimir Barinov60c04672015-02-14 01:06:13 +030016
17#include "rcar-gen2-common.h"
18
Nobuhiro Iwamatsu1cc95f62015-10-10 05:58:28 +090019#if defined(CONFIG_ARCH_RMOBILE_EXTRAM_BOOT)
Marek Vasut789edf62018-01-07 19:32:56 +010020#define CONFIG_SYS_INIT_SP_ADDR 0x7023FFFC
Vladimir Barinov60c04672015-02-14 01:06:13 +030021#else
22#define CONFIG_SYS_INIT_SP_ADDR 0xE633fffC
23#endif
24#define STACK_AREA_SIZE 0xC000
25#define LOW_LEVEL_MERAM_STACK \
26 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
27
28/* MEMORY */
29#define RCAR_GEN2_SDRAM_BASE 0x40000000
30#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
31#define RCAR_GEN2_UBOOT_SDRAM_SIZE (1024u * 1024 * 1024)
32
33/* SCIF */
Vladimir Barinov60c04672015-02-14 01:06:13 +030034
35/* FLASH */
36#define CONFIG_SPI
Vladimir Barinov60c04672015-02-14 01:06:13 +030037#define CONFIG_SPI_FLASH_QUAD
Vladimir Barinov60c04672015-02-14 01:06:13 +030038
39/* SH Ether */
Vladimir Barinov60c04672015-02-14 01:06:13 +030040#define CONFIG_SH_ETHER_USE_PORT 0
41#define CONFIG_SH_ETHER_PHY_ADDR 0x1
42#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
43#define CONFIG_SH_ETHER_CACHE_WRITEBACK
44#define CONFIG_SH_ETHER_CACHE_INVALIDATE
45#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
Vladimir Barinov60c04672015-02-14 01:06:13 +030046#define CONFIG_BITBANGMII
47#define CONFIG_BITBANGMII_MULTI
48
49/* Board Clock */
50#define RMOBILE_XTAL_CLK 20000000u
51#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
52#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
Vladimir Barinov60c04672015-02-14 01:06:13 +030053
54#define CONFIG_SYS_TMU_CLK_DIV 4
55
56/* i2c */
Vladimir Barinov60c04672015-02-14 01:06:13 +030057#define CONFIG_SYS_I2C
58#define CONFIG_SYS_I2C_SH
59#define CONFIG_SYS_I2C_SLAVE 0x7F
60#define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 3
61#define CONFIG_SYS_I2C_SH_SPEED0 400000
62#define CONFIG_SYS_I2C_SH_SPEED1 400000
63#define CONFIG_SYS_I2C_SH_SPEED2 400000
64#define CONFIG_SH_I2C_DATA_HIGH 4
65#define CONFIG_SH_I2C_DATA_LOW 5
66#define CONFIG_SH_I2C_CLOCK 10000000
67
68#define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */
69
Vladimir Barinov60c04672015-02-14 01:06:13 +030070#endif /* __PORTER_H */