Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 8a8f59a0ce113bde6cc61c3c62ed86e92eae33a5 / . / include / configs / tegra114-common.h
blob: 1aa44126455a04562d68586977b8c41b29f20073 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0 */
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]2/*
3 * Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]4 */
5
6#ifndef _TEGRA114_COMMON_H_
7#define _TEGRA114_COMMON_H_
8#include "tegra-common.h"
9
10/*
11 * NS16550 Configuration
12 */
13#define V_NS16550_CLK 408000000 /* 408MHz (pllp_out0) */
14
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]15/*
16 * Miscellaneous configurable options
17 */
Jonathan Hunterf16e3112019-02-12 16:03:14 +0000[diff] [blame]18#define CONFIG_STACKBASE 0x83800000 /* 56MB */
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]19
20/*-----------------------------------------------------------------------
21 * Physical Memory Map
22 */
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]23
24/*
25 * Memory layout for where various images get loaded by boot scripts:
26 *
27 * scriptaddr can be pretty much anywhere that doesn't conflict with something
28 * else. Put it above BOOTMAPSZ to eliminate conflicts.
29 *
Stephen Warrenf940c722014-02-05 09:24:59 -0700[diff] [blame]30 * pxefile_addr_r can be pretty much anywhere that doesn't conflict with
31 * something else. Put it above BOOTMAPSZ to eliminate conflicts.
32 *
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]33 * kernel_addr_r must be within the first 128M of RAM in order for the
34 * kernel's CONFIG_AUTO_ZRELADDR option to work. Since the kernel will
35 * decompress itself to 0x8000 after the start of RAM, kernel_addr_r
36 * should not overlap that area, or the kernel will have to copy itself
37 * somewhere else before decompression. Similarly, the address of any other
38 * data passed to the kernel shouldn't overlap the start of RAM. Pushing
Jonathan Hunterf16e3112019-02-12 16:03:14 +0000[diff] [blame]39 * this up to 32M allows for a sizable kernel to be decompressed below the
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]40 * compressed load address.
41 *
Jonathan Hunterf16e3112019-02-12 16:03:14 +0000[diff] [blame]42 * fdt_addr_r simply shouldn't overlap anything else. Choosing 48M allows for
43 * the compressed kernel to be up to 32M too.
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]44 *
Jonathan Hunterf16e3112019-02-12 16:03:14 +0000[diff] [blame]45 * ramdisk_addr_r simply shouldn't overlap anything else. Choosing 49M allows
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]46 * for the FDT/DTB to be up to 1M, which is hopefully plenty.
47 */
Stephen Warren48cfca22015-04-01 15:40:53 -0600[diff] [blame]48#define CONFIG_LOADADDR 0x81000000
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]49#define MEM_LAYOUT_ENV_SETTINGS \
50 "scriptaddr=0x90000000\0" \
Stephen Warrenf940c722014-02-05 09:24:59 -0700[diff] [blame]51 "pxefile_addr_r=0x90100000\0" \
Stephen Warren48cfca22015-04-01 15:40:53 -0600[diff] [blame]52 "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
Jonathan Hunterf16e3112019-02-12 16:03:14 +0000[diff] [blame]53 "fdt_addr_r=0x83000000\0" \
54 "ramdisk_addr_r=0x83100000\0"
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]55
56/* Defines for SPL */
57#define CONFIG_SPL_TEXT_BASE 0x80108000
58#define CONFIG_SYS_SPL_MALLOC_START 0x80090000
59#define CONFIG_SPL_STACK 0x800ffffc
60
Jim Lind6cf7072013-06-21 19:05:48 +0800[diff] [blame]61/* For USB EHCI controller */
62#define CONFIG_EHCI_IS_TDI
Jim Lin81d21e92013-11-06 14:03:44 +0800[diff] [blame]63#define CONFIG_USB_EHCI_TXFIFO_THRESH 0x10
Jim Lind6cf7072013-06-21 19:05:48 +0800[diff] [blame]64
Tom Warren07067142013-01-28 13:32:13 +0000[diff] [blame]65#endif /* _TEGRA114_COMMON_H_ */