blob: 4780c2ca3ab451d4bd23ddeded52507b4465d50e [file] [log] [blame]
Stefan Roeseae691e52009-01-21 17:24:49 +01001/*
2 * (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Stefan Roeseae691e52009-01-21 17:24:49 +01005 */
6
7/*
8 * This file contains the configuration parameters for the VCT board
9 * family:
10 *
11 * vct_premium
12 * vct_premium_small
13 * vct_premium_onenand
14 * vct_premium_onenand_small
15 * vct_platinum
16 * vct_platinum_small
17 * vct_platinum_onenand
18 * vct_platinum_onenand_small
19 * vct_platinumavc
20 * vct_platinumavc_small
21 * vct_platinumavc_onenand
22 * vct_platinumavc_onenand_small
23 */
24
25#ifndef __CONFIG_H
26#define __CONFIG_H
27
Stefan Roeseae691e52009-01-21 17:24:49 +010028#define CPU_CLOCK_RATE 324000000 /* Clock for the MIPS core */
29#define CONFIG_SYS_MIPS_TIMER_FREQ (CPU_CLOCK_RATE / 2)
Stefan Roeseae691e52009-01-21 17:24:49 +010030
31#define CONFIG_SKIP_LOWLEVEL_INIT /* SDRAM is initialized by the bootstrap code */
32
Wolfgang Denk14d0a022010-10-07 21:51:12 +020033#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Stefan Roeseae691e52009-01-21 17:24:49 +010034#define CONFIG_SYS_MONITOR_LEN (256 << 10)
Stefan Roeseae691e52009-01-21 17:24:49 +010035#define CONFIG_SYS_MALLOC_LEN (1 << 20)
36#define CONFIG_SYS_BOOTPARAMS_LEN (128 << 10)
37#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
38
39#if !defined(CONFIG_VCT_NAND) && !defined(CONFIG_VCT_ONENAND)
40#define CONFIG_VCT_NOR
Stefan Roeseae691e52009-01-21 17:24:49 +010041#endif
42
43/*
44 * UART
45 */
Detlev Zundel294f10c2009-04-23 13:14:20 +020046#ifdef CONFIG_VCT_PLATINUMAVC
47#define UART_1_BASE 0xBDC30000
48#else
49#define UART_1_BASE 0xBF89C000
50#endif
51
52#define CONFIG_SYS_NS16550_SERIAL
Detlev Zundel294f10c2009-04-23 13:14:20 +020053#define CONFIG_SYS_NS16550_REG_SIZE -4
54#define CONFIG_SYS_NS16550_COM1 UART_1_BASE
Detlev Zundel294f10c2009-04-23 13:14:20 +020055#define CONFIG_SYS_NS16550_CLK 921600
Stefan Roeseae691e52009-01-21 17:24:49 +010056
57/*
58 * SDRAM
59 */
60#define CONFIG_SYS_SDRAM_BASE 0x80000000
61#define CONFIG_SYS_MBYTES_SDRAM 128
62#define CONFIG_SYS_MEMTEST_START 0x80200000
63#define CONFIG_SYS_MEMTEST_END 0x80400000
64#define CONFIG_SYS_LOAD_ADDR 0x80400000 /* default load address */
65
66#if defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)
Stefan Roeseae691e52009-01-21 17:24:49 +010067#define CONFIG_NET_RETRY_COUNT 20
68#endif
69
70/*
71 * Commands
72 */
Stefan Roeseae691e52009-01-21 17:24:49 +010073#if defined(CONFIG_CMD_USB)
Stefan Roeseae691e52009-01-21 17:24:49 +010074
75/*
76 * USB/EHCI
77 */
Stefan Roeseae691e52009-01-21 17:24:49 +010078#define CONFIG_USB_EHCI_VCT /* on VCT platform */
Stefan Roeseae691e52009-01-21 17:24:49 +010079#define CONFIG_EHCI_MMIO_BIG_ENDIAN
80#define CONFIG_EHCI_DESC_BIG_ENDIAN
81#define CONFIG_EHCI_IS_TDI
82#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* re-init HCD after CMD_RESET */
83#endif /* CONFIG_CMD_USB */
84
Stefan Roeseae691e52009-01-21 17:24:49 +010085/*
86 * BOOTP options
87 */
88#define CONFIG_BOOTP_BOOTFILESIZE
Stefan Roeseae691e52009-01-21 17:24:49 +010089
90/*
91 * Miscellaneous configurable options
92 */
Stefan Roeseae691e52009-01-21 17:24:49 +010093#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
Stefan Roeseae691e52009-01-21 17:24:49 +010094#define CONFIG_TIMESTAMP /* Print image info with timestamp */
Stefan Roeseae691e52009-01-21 17:24:49 +010095
96/*
97 * FLASH and environment organization
98 */
99#if defined(CONFIG_VCT_NOR)
Stefan Roeseae691e52009-01-21 17:24:49 +0100100#define CONFIG_FLASH_NOT_MEM_MAPPED
101
102/*
103 * We need special accessor functions for the CFI FLASH driver. This
104 * can be enabled via the CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS option.
105 */
106#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
107
108/*
109 * For the non-memory-mapped NOR FLASH, we need to define the
110 * NOR FLASH area. This can't be detected via the addr2info()
111 * function, since we check for flash access in the very early
112 * U-Boot code, before the NOR FLASH is detected.
113 */
114#define CONFIG_FLASH_BASE 0xb0000000
115#define CONFIG_FLASH_END 0xbfffffff
116
117/*
118 * CFI driver settings
119 */
120#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
121#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
122#define CONFIG_SYS_FLASH_CFI_AMD_RESET 1 /* Use AMD (Spansion) reset cmd */
123#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT /* no byte writes on IXP4xx */
124
125#define CONFIG_SYS_FLASH_BASE 0xb0000000
126#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
127#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
128#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
129
130#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
131#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
132
133#ifdef CONFIG_ENV_IS_IN_FLASH
134#define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
135#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
136#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
137
138/* Address and size of Redundant Environment Sector */
139#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
140#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
141#endif /* CONFIG_ENV_IS_IN_FLASH */
142#endif /* CONFIG_VCT_NOR */
143
144#if defined(CONFIG_VCT_ONENAND)
145#define CONFIG_USE_ONENAND_BOARD_INIT
Stefan Roeseae691e52009-01-21 17:24:49 +0100146#define CONFIG_SYS_ONENAND_BASE 0x00000000 /* this is not real address */
147#define CONFIG_SYS_FLASH_BASE 0x00000000
148#define CONFIG_ENV_ADDR (128 << 10) /* after compr. U-Boot image */
149#define CONFIG_ENV_SIZE (128 << 10) /* erase size */
150#endif /* CONFIG_VCT_ONENAND */
151
152/*
Stefan Roeseae691e52009-01-21 17:24:49 +0100153 * I2C/EEPROM
154 */
Heiko Schocherea818db2013-01-29 08:53:15 +0100155#define CONFIG_SYS_I2C
156#define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
157#define CONFIG_SYS_I2C_SOFT_SPEED 83000 /* 83 kHz is supposed to work */
158#define CONFIG_SYS_I2C_SOFT_SLAVE 0x7f
Stefan Roeseae691e52009-01-21 17:24:49 +0100159
160/*
161 * Software (bit-bang) I2C driver configuration
162 */
163#define CONFIG_SYS_GPIO_I2C_SCL 11
164#define CONFIG_SYS_GPIO_I2C_SDA 10
165
166#ifndef __ASSEMBLY__
167int vct_gpio_dir(int pin, int dir);
168void vct_gpio_set(int pin, int val);
169int vct_gpio_get(int pin);
170#endif
171
172#define I2C_INIT vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SCL, 1)
173#define I2C_ACTIVE vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SDA, 1)
174#define I2C_TRISTATE vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SDA, 0)
175#define I2C_READ vct_gpio_get(CONFIG_SYS_GPIO_I2C_SDA)
176#define I2C_SDA(bit) vct_gpio_set(CONFIG_SYS_GPIO_I2C_SDA, bit)
177#define I2C_SCL(bit) vct_gpio_set(CONFIG_SYS_GPIO_I2C_SCL, bit)
178#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
179
180#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
181/* CAT24WC32 */
182#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */
183#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* The Catalyst CAT24WC32 has */
184 /* 32 byte page write mode using*/
185 /* last 5 bits of the address */
186#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
187
188#define CONFIG_BOOTCOMMAND "run test3"
Stefan Roeseae691e52009-01-21 17:24:49 +0100189
190/*
Stefan Roeseae691e52009-01-21 17:24:49 +0100191 * UBI configuration
192 */
193#if defined(CONFIG_VCT_ONENAND)
Stefan Roese942556a2009-05-12 14:32:58 +0200194#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
Stefan Roeseae691e52009-01-21 17:24:49 +0100195#define CONFIG_MTD_PARTITIONS
Stefan Roeseae691e52009-01-21 17:24:49 +0100196#endif
197
198/*
199 * We need a small, stripped down image to fit into the first 128k OneNAND
200 * erase block (gzipped). This image only needs basic commands for FLASH
201 * (NOR/OneNAND) usage and Linux kernel booting.
202 */
203#if defined(CONFIG_VCT_SMALL_IMAGE)
Heiko Schocherea818db2013-01-29 08:53:15 +0100204#undef CONFIG_SYS_I2C_SOFT
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200205#undef CONFIG_SOURCE
Stefan Roeseae691e52009-01-21 17:24:49 +0100206#undef CONFIG_TIMESTAMP
207#endif /* CONFIG_VCT_SMALL_IMAGE */
208
209#endif /* __CONFIG_H */