Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / a14843fdac24bf18bd58152b959ca0425adaa1e4 / . / configs / am62x_evm_r5_defconfig
blob: 9ec3d562e7199b1335354d625d6afc57ed6b1888 [file] [log] [blame]
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_K3=y
Dhruva Gole04150402022-10-27 20:23:11 +0530[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x08000000
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x9000
5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
Georgi Vlaev6ea5bcc2022-06-14 17:45:34 +0300[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]8CONFIG_SOC_K3_AM625=y
9CONFIG_TARGET_AM625_R5_EVM=y
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]10CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
Kamlesh Gurudasanie8dd3042023-03-02 19:40:47 +0530[diff] [blame]11CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x43c3a7f0
Tom Rinic960c0f2023-05-01 11:50:26 -0400[diff] [blame]12CONFIG_SF_DEFAULT_SPEED=25000000
13CONFIG_SF_DEFAULT_MODE=0
Sjoerd Simons21d39eb2022-12-20 16:21:44 +0100[diff] [blame]14CONFIG_ENV_SIZE=0x20000
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]15CONFIG_DM_GPIO=y
16CONFIG_SPL_DM_SPI=y
17CONFIG_DEFAULT_DEVICE_TREE="k3-am625-r5-sk"
18CONFIG_SPL_TEXT_BASE=0x43c00000
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]19CONFIG_DM_RESET=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]20CONFIG_SPL_MMC=y
21CONFIG_SPL_SERIAL=y
Tom Rini0fc5c492022-07-25 17:19:18 -0400[diff] [blame]22CONFIG_SPL_DRIVERS_MISC=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]23CONFIG_SPL_STACK_R_ADDR=0x82000000
Kamlesh Gurudasanie8dd3042023-03-02 19:40:47 +0530[diff] [blame]24CONFIG_SPL_SYS_MALLOC_F_LEN=0x7000
25CONFIG_SPL_SIZE_LIMIT=0x3A7F0
26CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x3500
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]27CONFIG_SPL_FS_FAT=y
28CONFIG_SPL_LIBDISK_SUPPORT=y
Dhruva Gole04150402022-10-27 20:23:11 +0530[diff] [blame]29CONFIG_SPL_SPI_FLASH_SUPPORT=y
Sjoerd Simons21d39eb2022-12-20 16:21:44 +0100[diff] [blame]30CONFIG_SPL_SPI=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]31CONFIG_SPL_LOAD_FIT=y
32CONFIG_SPL_LOAD_FIT_ADDRESS=0x80080000
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]33# CONFIG_DISPLAY_CPUINFO is not set
Kamlesh Gurudasanie8dd3042023-03-02 19:40:47 +0530[diff] [blame]34CONFIG_SPL_SIZE_LIMIT_SUBTRACT_GD=y
35CONFIG_SPL_SIZE_LIMIT_SUBTRACT_MALLOC=y
36CONFIG_SPL_MAX_SIZE=0x3B000
37CONFIG_SPL_PAD_TO=0x0
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]38CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
Kamlesh Gurudasanie8dd3042023-03-02 19:40:47 +0530[diff] [blame]39CONFIG_SPL_BSS_START_ADDR=0x43c3b000
40CONFIG_SPL_BSS_MAX_SIZE=0x3000
41CONFIG_SPL_SYS_REPORT_STACK_F_USAGE=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]42CONFIG_SPL_SYS_MALLOC_SIMPLE=y
43CONFIG_SPL_STACK_R=y
44CONFIG_SPL_SEPARATE_BSS=y
Simon Glass82e26e02023-09-26 08:14:16 -0600[diff] [blame]45CONFIG_SPL_SYS_MALLOC=y
46CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
47CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x84000000
48CONFIG_SPL_SYS_MALLOC_SIZE=0x1000000
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]49CONFIG_SPL_EARLY_BSS=y
50CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
51CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x400
52CONFIG_SPL_DM_MAILBOX=y
Dhruva Gole04150402022-10-27 20:23:11 +0530[diff] [blame]53CONFIG_SPL_DM_SPI_FLASH=y
Sjoerd Simons21d39eb2022-12-20 16:21:44 +0100[diff] [blame]54CONFIG_SPL_DM_RESET=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]55CONFIG_SPL_POWER_DOMAIN=y
56CONFIG_SPL_RAM_SUPPORT=y
57CONFIG_SPL_RAM_DEVICE=y
58CONFIG_SPL_REMOTEPROC=y
Dhruva Gole04150402022-10-27 20:23:11 +0530[diff] [blame]59# CONFIG_SPL_SPI_FLASH_TINY is not set
60CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y
61CONFIG_SPL_SPI_LOAD=y
Sjoerd Simons21d39eb2022-12-20 16:21:44 +0100[diff] [blame]62CONFIG_SYS_SPI_U_BOOT_OFFS=0x80000
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]63CONFIG_SPL_YMODEM_SUPPORT=y
64CONFIG_HUSH_PARSER=y
65CONFIG_CMD_ASKENV=y
66CONFIG_CMD_DFU=y
67CONFIG_CMD_GPT=y
68CONFIG_CMD_MMC=y
69CONFIG_CMD_REMOTEPROC=y
70# CONFIG_CMD_SETEXPR is not set
71CONFIG_CMD_TIME=y
72CONFIG_CMD_FAT=y
73CONFIG_OF_CONTROL=y
74CONFIG_SPL_OF_CONTROL=y
75CONFIG_SPL_MULTI_DTB_FIT=y
76CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y
77CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]78CONFIG_SPL_DM=y
79CONFIG_SPL_DM_SEQ_ALIAS=y
80CONFIG_REGMAP=y
81CONFIG_SPL_REGMAP=y
82CONFIG_SPL_OF_TRANSLATE=y
83CONFIG_CLK=y
84CONFIG_SPL_CLK=y
85CONFIG_SPL_CLK_CCF=y
86CONFIG_SPL_CLK_K3_PLL=y
87CONFIG_SPL_CLK_K3=y
88CONFIG_TI_SCI_PROTOCOL=y
89CONFIG_DA8XX_GPIO=y
90CONFIG_DM_MAILBOX=y
91CONFIG_K3_SEC_PROXY=y
Tom Rini0fc5c492022-07-25 17:19:18 -0400[diff] [blame]92CONFIG_SPL_MISC=y
93CONFIG_ESM_K3=y
Nishanth Menone9113472023-08-25 13:02:59 -0500[diff] [blame]94CONFIG_SUPPORT_EMMC_BOOT=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]95CONFIG_MMC_SDHCI=y
96CONFIG_MMC_SDHCI_ADMA=y
97CONFIG_SPL_MMC_SDHCI_ADMA=y
98CONFIG_MMC_SDHCI_AM654=y
Sjoerd Simons21d39eb2022-12-20 16:21:44 +0100[diff] [blame]99CONFIG_DM_SPI_FLASH=y
Sjoerd Simons21d39eb2022-12-20 16:21:44 +0100[diff] [blame]100CONFIG_SPI_FLASH_SFDP_SUPPORT=y
101CONFIG_SPI_FLASH_SOFT_RESET=y
102CONFIG_SPI_FLASH_SOFT_RESET_ON_BOOT=y
103CONFIG_SPI_FLASH_SPANSION=y
104CONFIG_SPI_FLASH_S28HX_T=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]105CONFIG_PINCTRL=y
106# CONFIG_PINCTRL_GENERIC is not set
107CONFIG_SPL_PINCTRL=y
108# CONFIG_SPL_PINCTRL_GENERIC is not set
109CONFIG_PINCTRL_SINGLE=y
110CONFIG_POWER_DOMAIN=y
111CONFIG_TI_POWER_DOMAIN=y
112CONFIG_K3_SYSTEM_CONTROLLER=y
113CONFIG_REMOTEPROC_TI_K3_ARM64=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]114CONFIG_RESET_TI_SCI=y
115CONFIG_SPECIFY_CONSOLE_INDEX=y
116CONFIG_DM_SERIAL=y
117CONFIG_SOC_DEVICE=y
118CONFIG_SOC_DEVICE_TI_K3=y
119CONFIG_SOC_TI=y
Sjoerd Simons21d39eb2022-12-20 16:21:44 +0100[diff] [blame]120CONFIG_SPI=y
121CONFIG_DM_SPI=y
122CONFIG_CADENCE_QSPI=y
Vignesh Raghavendra2d257d92022-05-25 13:38:49 +0530[diff] [blame]123CONFIG_TIMER=y
124CONFIG_SPL_TIMER=y
125CONFIG_OMAP_TIMER=y
126CONFIG_LIB_RATIONAL=y
127CONFIG_SPL_LIB_RATIONAL=y