blob: 49048c163fd7bdcf441fdb8e3c74703b89a350b6 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Stefano Babic876a25d2016-06-08 10:50:20 +02002/*
3 * Copyright (C) Stefano Babic <sbabic@denx.de>
Stefano Babic876a25d2016-06-08 10:50:20 +02004 */
5
6
7#ifndef __PCM058_CONFIG_H
8#define __PCM058_CONFIG_H
9
Stefano Babic876a25d2016-06-08 10:50:20 +020010#ifdef CONFIG_SPL
Stefano Babic876a25d2016-06-08 10:50:20 +020011#define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024)
12#include "imx6_spl.h"
13#endif
14
15#include "mx6_common.h"
16
17/* Thermal */
18#define CONFIG_IMX_THERMAL
19
20/* Serial */
21#define CONFIG_MXC_UART
22#define CONFIG_MXC_UART_BASE UART2_BASE
Simon Glass12ca05a2016-10-17 20:12:39 -060023#define CONSOLE_DEV "ttymxc1"
Stefano Babic876a25d2016-06-08 10:50:20 +020024
25#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
26
27/* Early setup */
Stefano Babic876a25d2016-06-08 10:50:20 +020028
29
30/* Size of malloc() pool */
31#define CONFIG_SYS_MALLOC_LEN (8 * SZ_1M)
32
33/* Ethernet */
34#define CONFIG_FEC_MXC
Stefano Babic876a25d2016-06-08 10:50:20 +020035#define IMX_FEC_BASE ENET_BASE_ADDR
36#define CONFIG_FEC_XCV_TYPE RGMII
37#define CONFIG_ETHPRIME "FEC"
38#define CONFIG_FEC_MXC_PHYADDR 3
39
Stefano Babic876a25d2016-06-08 10:50:20 +020040/* SPI Flash */
Stefano Babic876a25d2016-06-08 10:50:20 +020041#define CONFIG_SF_DEFAULT_BUS 0
42#define CONFIG_SF_DEFAULT_CS 0
43#define CONFIG_SF_DEFAULT_SPEED 20000000
44#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
45
46/* I2C Configs */
47#define CONFIG_SYS_I2C
48#define CONFIG_SYS_I2C_MXC
49#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 2 */
50#define CONFIG_SYS_I2C_SPEED 100000
51
52#ifndef CONFIG_SPL_BUILD
Stefano Babic876a25d2016-06-08 10:50:20 +020053/* Enable NAND support */
Stefano Babic876a25d2016-06-08 10:50:20 +020054#define CONFIG_SYS_MAX_NAND_DEVICE 1
55#define CONFIG_SYS_NAND_BASE 0x40000000
56#define CONFIG_SYS_NAND_5_ADDR_CYCLE
57#define CONFIG_SYS_NAND_ONFI_DETECTION
58#endif
59
60/* DMA stuff, needed for GPMI/MXS NAND support */
Stefano Babic876a25d2016-06-08 10:50:20 +020061
62/* Filesystem support */
Stefano Babic876a25d2016-06-08 10:50:20 +020063
Stefano Babic876a25d2016-06-08 10:50:20 +020064/* Physical Memory Map */
Stefano Babic876a25d2016-06-08 10:50:20 +020065#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
66
67#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
68#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
69#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
70
71#define CONFIG_SYS_INIT_SP_OFFSET \
72 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
73#define CONFIG_SYS_INIT_SP_ADDR \
74 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
75
76/* MMC Configs */
77#define CONFIG_SYS_FSL_ESDHC_ADDR 0
78#define CONFIG_SYS_FSL_USDHC_NUM 1
79
80/* Environment organization */
Stefano Babic876a25d2016-06-08 10:50:20 +020081#define CONFIG_ENV_SIZE (16 * 1024)
82#define CONFIG_ENV_OFFSET (1024 * SZ_1K)
83#define CONFIG_ENV_SECT_SIZE (64 * SZ_1K)
84#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
85#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
86#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
87#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
88#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
89#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + \
90 CONFIG_ENV_SECT_SIZE)
91#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
92
93#ifdef CONFIG_ENV_IS_IN_NAND
94#define CONFIG_ENV_OFFSET (0x1E0000)
95#define CONFIG_ENV_SECT_SIZE (128 * SZ_1K)
96#endif
97
98#endif