blob: 1008aaab1d2eecc5ebb4310cddd9cf7145d271c3 [file] [log] [blame]
Weijie Gao6bd888b2020-04-21 09:28:49 +02001/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Copyright (C) 2020 MediaTek Inc.
4 *
5 * Author: Weijie Gao <weijie.gao@mediatek.com>
6 */
7
8#ifndef __CONFIG_MT7628_H
9#define __CONFIG_MT7628_H
10
Weijie Gao6bd888b2020-04-21 09:28:49 +020011#define CONFIG_SYS_MIPS_TIMER_FREQ 290000000
12
Weijie Gao6bd888b2020-04-21 09:28:49 +020013#define CONFIG_SYS_BOOTPARAMS_LEN 0x20000
14
15#define CONFIG_SYS_SDRAM_BASE 0x80000000
Weijie Gao6bd888b2020-04-21 09:28:49 +020016
17#define CONFIG_SYS_INIT_SP_OFFSET 0x80000
18
19#define CONFIG_SYS_BOOTM_LEN 0x1000000
20
21#define CONFIG_SYS_MAXARGS 16
22#define CONFIG_SYS_CBSIZE 1024
23
24/* Serial SPL */
Simon Glass2a736062021-08-08 12:20:12 -060025#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_SERIAL)
Weijie Gao6bd888b2020-04-21 09:28:49 +020026#define CONFIG_SYS_NS16550_MEM32
27#define CONFIG_SYS_NS16550_CLK 40000000
28#define CONFIG_SYS_NS16550_REG_SIZE -4
29#define CONFIG_SYS_NS16550_COM1 0xb0000c00
Weijie Gao6bd888b2020-04-21 09:28:49 +020030#endif
31
32/* Serial common */
33#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, \
34 230400, 460800, 921600 }
35
36/* SPL */
Weijie Gao6bd888b2020-04-21 09:28:49 +020037
38#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
39#define CONFIG_SPL_BSS_START_ADDR 0x80010000
40#define CONFIG_SPL_BSS_MAX_SIZE 0x10000
41#define CONFIG_SPL_MAX_SIZE 0x10000
42#define CONFIG_SPL_PAD_TO 0
43
44/* Dummy value */
45#define CONFIG_SYS_UBOOT_BASE 0
46
47#endif /* __CONFIG_MT7628_H */