blob: 31c7e104f6b893a7e078c09ec63ec6bc1922f399 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Eric Benard3cbeb0f2014-04-04 19:05:55 +02002/*
3 * Copyright (C) 2014 Eukréa Electromatique
4 * Author: Eric Bénard <eric@eukrea.com>
5 *
6 * Configuration settings for the Embest RIoTboard
7 *
8 * based on mx6*sabre*.h which are :
9 * Copyright (C) 2012 Freescale Semiconductor, Inc.
Eric Benard3cbeb0f2014-04-04 19:05:55 +020010 */
11
12#ifndef __RIOTBOARD_CONFIG_H
13#define __RIOTBOARD_CONFIG_H
14
Tom Rini4db38662022-12-04 10:04:55 -050015#define CFG_MXC_UART_BASE UART2_BASE
Simon Glass12ca05a2016-10-17 20:12:39 -060016#define CONSOLE_DEV "ttymxc1"
Eric Benard3cbeb0f2014-04-04 19:05:55 +020017
18#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
19
Eric Benard3cbeb0f2014-04-04 19:05:55 +020020/* USB Configs */
Tom Rinidd11fdc2022-12-04 10:04:56 -050021#define CFG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
22#define CFG_MXC_USB_FLAGS 0
Eric Benard3cbeb0f2014-04-04 19:05:55 +020023
24/* MMC Configs */
Tom Rini6cc04542022-10-28 20:27:13 -040025#define CFG_SYS_FSL_ESDHC_ADDR 0
Eric Benard3cbeb0f2014-04-04 19:05:55 +020026
Eric Benard3cbeb0f2014-04-04 19:05:55 +020027/* Physical Memory Map */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020028#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
29
Tom Riniaa6e94d2022-11-16 13:10:37 -050030#define CFG_SYS_SDRAM_BASE PHYS_SDRAM
Tom Rini65cc0e22022-11-16 13:10:41 -050031#define CFG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
32#define CFG_SYS_INIT_RAM_SIZE IRAM_SIZE
Eric Benard3cbeb0f2014-04-04 19:05:55 +020033
Peter Robinson056845c2015-05-22 17:30:45 +010034/* Environment organization */
Eric Benard3cbeb0f2014-04-04 19:05:55 +020035
36#if defined(CONFIG_ENV_IS_IN_MMC)
37/* RiOTboard */
Tom Rini308520b2022-12-02 16:42:31 -050038#define FDTFILE "imx6dl-riotboard.dtb"
Tom Rini6cc04542022-10-28 20:27:13 -040039#define CFG_SYS_FSL_USDHC_NUM 3
Eric Benard3cbeb0f2014-04-04 19:05:55 +020040#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
41/* MarSBoard */
Tom Rini308520b2022-12-02 16:42:31 -050042#define FDTFILE "imx6q-marsboard.dtb"
Tom Rini6cc04542022-10-28 20:27:13 -040043#define CFG_SYS_FSL_USDHC_NUM 2
Eric Benard3cbeb0f2014-04-04 19:05:55 +020044#endif
45
Peter Robinsone51c1e82015-05-22 17:30:52 +010046#include "mx6_common.h"
Iain Paton729d2a32014-12-14 14:51:32 +000047
Iain Patonc86efd82014-12-14 14:51:46 +000048/* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
49 * 1M script, 1M pxe and the ramdisk at the end */
50#define MEM_LAYOUT_ENV_SETTINGS \
51 "bootm_size=0x10000000\0" \
52 "kernel_addr_r=0x12000000\0" \
53 "fdt_addr_r=0x13000000\0" \
54 "scriptaddr=0x13100000\0" \
55 "pxefile_addr_r=0x13200000\0" \
56 "ramdisk_addr_r=0x13300000\0"
57
58#define BOOT_TARGET_DEVICES(func) \
59 func(MMC, mmc, 0) \
60 func(MMC, mmc, 1) \
61 func(MMC, mmc, 2) \
62 func(USB, usb, 0) \
63 func(PXE, pxe, na) \
64 func(DHCP, dhcp, na)
65
66#include <config_distro_bootcmd.h>
67
68#define CONSOLE_STDIN_SETTINGS \
69 "stdin=serial\0"
70
71#define CONSOLE_STDOUT_SETTINGS \
72 "stdout=serial\0" \
73 "stderr=serial\0"
74
75#define CONSOLE_ENV_SETTINGS \
76 CONSOLE_STDIN_SETTINGS \
77 CONSOLE_STDOUT_SETTINGS
78
Tom Rini0613c362022-12-04 10:03:50 -050079#define CFG_EXTRA_ENV_SETTINGS \
Iain Patonc86efd82014-12-14 14:51:46 +000080 CONSOLE_ENV_SETTINGS \
81 MEM_LAYOUT_ENV_SETTINGS \
Tom Rini308520b2022-12-02 16:42:31 -050082 "fdtfile=" FDTFILE "\0" \
Fabio Berton0f29a612017-07-10 17:04:11 -030083 "finduuid=part uuid mmc 0:1 uuid\0" \
Iain Patonc86efd82014-12-14 14:51:46 +000084 BOOTENV
85
Eric Benard3cbeb0f2014-04-04 19:05:55 +020086#endif /* __RIOTBOARD_CONFIG_H */