blob: 0917b33c25466fa2222db60ae4e2fa3e687060d2 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Masahiro Yamada667dbcd2016-05-24 21:14:01 +09002/*
3 * Copyright (C) 2016 Socionext Inc.
Masahiro Yamada667dbcd2016-05-24 21:14:01 +09004 */
5
6#include <common.h>
Masahiro Yamada9c5313d2016-10-27 23:47:06 +09007#include <spl.h>
Masahiro Yamada667dbcd2016-05-24 21:14:01 +09008#include <linux/bitops.h>
9#include <linux/io.h>
10
11#include "../init.h"
Masahiro Yamada76466bd2016-10-27 23:47:05 +090012#include "../sc64-regs.h"
Masahiro Yamada667dbcd2016-05-24 21:14:01 +090013#include "../sg-regs.h"
14
Masahiro Yamadac21f5852017-02-17 16:17:22 +090015#define SDCTRL_EMMC_HW_RESET 0x59810280
16
Masahiro Yamada667dbcd2016-05-24 21:14:01 +090017void uniphier_ld11_clk_init(void)
18{
Masahiro Yamada9c5313d2016-10-27 23:47:06 +090019 /* if booted from a device other than USB, without stand-by MPU */
Masahiro Yamadad41b3582019-07-10 20:07:40 +090020 if ((readl(sg_base + SG_PINMON0) & BIT(27)) &&
Masahiro Yamada784548e2017-02-14 01:24:26 +090021 uniphier_boot_device_raw() != BOOT_DEVICE_USB) {
Masahiro Yamadad41b3582019-07-10 20:07:40 +090022 writel(1, sg_base + SG_ETPHYPSHUT);
23 writel(1, sg_base + SG_ETPHYCNT);
Masahiro Yamada667dbcd2016-05-24 21:14:01 +090024
25 udelay(1); /* wait for regulator level 1.1V -> 2.5V */
26
Masahiro Yamadad41b3582019-07-10 20:07:40 +090027 writel(3, sg_base + SG_ETPHYCNT);
28 writel(3, sg_base + SG_ETPHYPSHUT);
29 writel(7, sg_base + SG_ETPHYCNT);
Masahiro Yamada667dbcd2016-05-24 21:14:01 +090030 }
Masahiro Yamada76466bd2016-10-27 23:47:05 +090031
Masahiro Yamadac21f5852017-02-17 16:17:22 +090032 /* TODO: use "mmc-pwrseq-emmc" */
33 writel(1, SDCTRL_EMMC_HW_RESET);
34
Tom Rini8850c5d2017-05-12 22:33:27 -040035#ifdef CONFIG_USB_EHCI_HCD
Masahiro Yamada76466bd2016-10-27 23:47:05 +090036 {
Masahiro Yamada395e2142017-04-14 11:30:05 +090037 int ch;
38
Masahiro Yamada395e2142017-04-14 11:30:05 +090039 for (ch = 0; ch < 3; ch++) {
Masahiro Yamadad41b3582019-07-10 20:07:40 +090040 void __iomem *phyctrl = sg_base + SG_USBPHYCTRL;
Masahiro Yamada395e2142017-04-14 11:30:05 +090041
42 writel(0x82280600, phyctrl + 8 * ch);
43 writel(0x00000106, phyctrl + 8 * ch + 4);
44 }
Masahiro Yamada76466bd2016-10-27 23:47:05 +090045 }
46#endif
Masahiro Yamada667dbcd2016-05-24 21:14:01 +090047}