blob: 4d0578616910778fa6b92a9e358bb847bba5c77e [file] [log] [blame]
Paul Kocialkowski02579302015-07-20 15:17:11 +02001/*
Paul Kocialkowski39af3d82016-02-07 16:50:50 +01002 * LG Optimus Black codename sniper config
Paul Kocialkowski02579302015-07-20 15:17:11 +02003 *
4 * Copyright (C) 2015 Paul Kocialkowski <contact@paulk.fr>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12#include <asm/arch/cpu.h>
13#include <asm/arch/omap.h>
14
15/*
16 * CPU
17 */
18
Paul Kocialkowski02579302015-07-20 15:17:11 +020019#define CONFIG_ARM_ARCH_CP15_ERRATA
20#define CONFIG_ARM_ERRATA_454179
21#define CONFIG_ARM_ERRATA_430973
22#define CONFIG_ARM_ERRATA_621766
23
24/*
25 * Platform
26 */
27
28#define CONFIG_OMAP
Paul Kocialkowski02579302015-07-20 15:17:11 +020029
30/*
31 * Board
32 */
33
Paul Kocialkowski957efd42015-07-20 15:17:12 +020034#define CONFIG_MISC_INIT_R
Paul Kocialkowski02579302015-07-20 15:17:11 +020035
36/*
37 * Clocks
38 */
39
40#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
41#define CONFIG_SYS_PTV 2
42
43#define V_NS16550_CLK 48000000
44#define V_OSCK 26000000
45#define V_SCLK (V_OSCK >> 1)
46
47/*
48 * DRAM
49 */
50
51#define CONFIG_SDRC
52#define CONFIG_NR_DRAM_BANKS 2
53#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
54#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
55
56/*
57 * Memory
58 */
59
60#define CONFIG_SYS_TEXT_BASE 0x80100000
Paul Kocialkowski23a004a2016-02-26 13:18:47 +010061#define CONFIG_SYS_SDRAM_BASE 0x80000000
62#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
Paul Kocialkowski02579302015-07-20 15:17:11 +020063 GENERATED_GBL_DATA_SIZE)
64
65#define CONFIG_SYS_MALLOC_LEN (1024 * 1024 + CONFIG_ENV_SIZE)
66
67/*
68 * GPIO
69 */
70
71#define CONFIG_OMAP_GPIO
72#define CONFIG_OMAP3_GPIO_2
73#define CONFIG_OMAP3_GPIO_3
74#define CONFIG_OMAP3_GPIO_4
75#define CONFIG_OMAP3_GPIO_5
76#define CONFIG_OMAP3_GPIO_6
77
78/*
79 * I2C
80 */
81
82#define CONFIG_SYS_I2C
83#define CONFIG_SYS_OMAP24_I2C_SPEED 400000
84#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
85#define CONFIG_SYS_I2C_OMAP34XX
86#define CONFIG_I2C_MULTI_BUS
87
Paul Kocialkowski02579302015-07-20 15:17:11 +020088/*
89 * Flash
90 */
91
92#define CONFIG_SYS_NO_FLASH
93
94/*
95 * MMC
96 */
97
Paul Kocialkowski23a004a2016-02-26 13:18:47 +010098#define CONFIG_GENERIC_MMC
Paul Kocialkowski02579302015-07-20 15:17:11 +020099
Paul Kocialkowski02579302015-07-20 15:17:11 +0200100/*
101 * Power
102 */
103
104#define CONFIG_TWL4030_POWER
105
106/*
107 * Input
108 */
109
110#define CONFIG_TWL4030_INPUT
111
112/*
113 * Partitions
114 */
115
116#define CONFIG_PARTITION_UUIDS
Paul Kocialkowski02579302015-07-20 15:17:11 +0200117#define CONFIG_CMD_PART
118
119/*
Paul Kocialkowski02579302015-07-20 15:17:11 +0200120 * SPL
121 */
122
123#define CONFIG_SPL_FRAMEWORK
124
125#define CONFIG_SPL_TEXT_BASE 0x40200000
Tom Rinifa2f81b2016-08-26 13:30:43 -0400126#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
127 CONFIG_SPL_TEXT_BASE)
Paul Kocialkowski02579302015-07-20 15:17:11 +0200128#define CONFIG_SPL_BSS_START_ADDR 0x80000000
129#define CONFIG_SPL_BSS_MAX_SIZE (512 * 1024)
130#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
131#define CONFIG_SYS_SPL_MALLOC_SIZE (1024 * 1024)
132#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
133
Tom Rini983e3702016-11-07 21:34:54 -0500134#define CONFIG_SPL_LDSCRIPT "arch/arm/mach-omap2/u-boot-spl.lds"
Paul Kocialkowski02579302015-07-20 15:17:11 +0200135#define CONFIG_SPL_BOARD_INIT
136
Paul Kocialkowski02579302015-07-20 15:17:11 +0200137#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION 2
138
139#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
140#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
141
Paul Kocialkowski02579302015-07-20 15:17:11 +0200142#define CONFIG_AUTO_COMPLETE
143
Paul Kocialkowski02579302015-07-20 15:17:11 +0200144#define CONFIG_SYS_LONGHELP
Paul Kocialkowski02579302015-07-20 15:17:11 +0200145
146#define CONFIG_SYS_MAXARGS 16
147#define CONFIG_SYS_CBSIZE 512
148#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) \
149 + 16)
150
151/*
152 * Serial
153 */
154
Thomas Chou4fb60552015-11-19 21:48:13 +0800155#ifdef CONFIG_SPL_BUILD
Paul Kocialkowski02579302015-07-20 15:17:11 +0200156#define CONFIG_SYS_NS16550_SERIAL
157#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Paul Kocialkowski02579302015-07-20 15:17:11 +0200158#endif
159
Thomas Chouc7b96862015-11-19 21:48:12 +0800160#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Paul Kocialkowski02579302015-07-20 15:17:11 +0200161#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
162#define CONFIG_CONS_INDEX 3
Paul Kocialkowski02579302015-07-20 15:17:11 +0200163
164#define CONFIG_BAUDRATE 115200
165#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, \
166 115200 }
167
168/*
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200169 * USB gadget
170 */
171
172#define CONFIG_USB_MUSB_PIO_ONLY
173#define CONFIG_USB_MUSB_OMAP2PLUS
174#define CONFIG_TWL4030_USB
175
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200176/*
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200177 * Fastboot
178 */
179
180#define CONFIG_USB_FUNCTION_FASTBOOT
181
182#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
183#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
184
185#define CONFIG_FASTBOOT_FLASH
186#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
187
188#define CONFIG_CMD_FASTBOOT
189
190/*
Paul Kocialkowski02579302015-07-20 15:17:11 +0200191 * Environment
192 */
193
194#define CONFIG_ENV_SIZE (128 * 1024)
195#define CONFIG_ENV_IS_NOWHERE
196
197#define CONFIG_ENV_OVERWRITE
198
199#define CONFIG_EXTRA_ENV_SETTINGS \
200 "kernel_addr_r=0x82000000\0" \
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100201 "loadaddr=0x82000000\0" \
202 "fdt_addr_r=0x88000000\0" \
203 "fdtaddr=0x88000000\0" \
204 "ramdisk_addr_r=0x88080000\0" \
205 "pxefile_addr_r=0x80100000\0" \
206 "scriptaddr=0x80000000\0" \
207 "bootm_size=0x10000000\0" \
Paul Kocialkowski02579302015-07-20 15:17:11 +0200208 "boot_mmc_dev=0\0" \
209 "kernel_mmc_part=3\0" \
210 "recovery_mmc_part=4\0" \
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100211 "fdtfile=omap3-sniper.dtb\0" \
212 "bootfile=/boot/extlinux/extlinux.conf\0" \
Paul Kocialkowski5fcbca52016-03-29 14:16:21 +0200213 "bootargs=console=ttyO2,115200 vram=5M,0x9FA00000 omapfb.vram=0:5M\0"
Paul Kocialkowski02579302015-07-20 15:17:11 +0200214
215/*
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100216 * ATAGs
Paul Kocialkowski02579302015-07-20 15:17:11 +0200217 */
218
Paul Kocialkowski02579302015-07-20 15:17:11 +0200219#define CONFIG_SETUP_MEMORY_TAGS
220#define CONFIG_CMDLINE_TAG
221#define CONFIG_INITRD_TAG
222#define CONFIG_REVISION_TAG
Paul Kocialkowski9f4e1e92015-07-20 15:17:14 +0200223#define CONFIG_SERIAL_TAG
Paul Kocialkowski02579302015-07-20 15:17:11 +0200224
225/*
226 * Boot
227 */
228
229#define CONFIG_SYS_LOAD_ADDR 0x82000000
Paul Kocialkowski02579302015-07-20 15:17:11 +0200230
231#define CONFIG_ANDROID_BOOT_IMAGE
232
233#define CONFIG_BOOTCOMMAND \
234 "setenv boot_mmc_part ${kernel_mmc_part}; " \
Paul Kocialkowski957efd42015-07-20 15:17:12 +0200235 "if test reboot-${reboot-mode} = reboot-r; then " \
236 "echo recovery; setenv boot_mmc_part ${recovery_mmc_part}; fi; " \
Paul Kocialkowskifbdd3292015-07-20 15:17:15 +0200237 "if test reboot-${reboot-mode} = reboot-b; then " \
238 "echo fastboot; fastboot 0; fi; " \
Paul Kocialkowski02579302015-07-20 15:17:11 +0200239 "part start mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_start; " \
240 "part size mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_size; " \
241 "mmc dev ${boot_mmc_dev}; " \
242 "mmc read ${kernel_addr_r} ${boot_mmc_start} ${boot_mmc_size} && " \
243 "bootm ${kernel_addr_r};"
244
245/*
246 * Defaults
247 */
248
249#include <config_defaults.h>
Paul Kocialkowski1d3a8662015-12-23 11:28:29 +0100250#include <config_distro_defaults.h>
Paul Kocialkowski02579302015-07-20 15:17:11 +0200251
252#endif