blob: b0328a2cc17683a81cbfbc53fa744a47bf0815bb [file] [log] [blame]
Jagannadha Sutradharudu Tekie3b01de2014-01-09 01:48:17 +05301/*
2 * (C) Copyright 2013 Xilinx, Inc.
3 *
4 * Configuration for Micro Zynq Evaluation and Development Board - MicroZedBoard
5 * See zynq-common.h for Zynq common configs
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __CONFIG_ZYNQ_MICROZED_H
11#define __CONFIG_ZYNQ_MICROZED_H
12
13#define CONFIG_SYS_SDRAM_SIZE (1024 * 1024 * 1024)
14
15#define CONFIG_ZYNQ_SERIAL_UART1
16#define CONFIG_ZYNQ_GEM0
17#define CONFIG_ZYNQ_GEM_PHY_ADDR0 0
18
19#define CONFIG_SYS_NO_FLASH
20
21#define CONFIG_ZYNQ_SDHCI0
Jagannadha Sutradharudu Tekic91d0c72014-01-09 01:48:30 +053022#define CONFIG_DEFAULT_DEVICE_TREE zynq-microzed
Jagannadha Sutradharudu Tekie3b01de2014-01-09 01:48:17 +053023
24#include <configs/zynq-common.h>
25
26#endif /* __CONFIG_ZYNQ_MICROZED_H */