blob: 1dda04c97469ea39fdb310ad7b1346278a8f87fa [file] [log] [blame]
Jean-Christophe PLAGNIOL-VILLARD7ebafb72009-03-21 21:07:59 +01001/*
2 * (C) Copyright 2007-2008
3 * Stelian Pop <stelian.pop@leadtechdesign.com>
4 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25#include <common.h>
26#include <asm/arch/at91_common.h>
27#include <asm/arch/at91_pmc.h>
28#include <asm/arch/gpio.h>
29#include <asm/arch/io.h>
30
31void at91_spi0_hw_init(unsigned long cs_mask)
32{
33 at91_set_B_periph(AT91_PIN_PA0, 0); /* SPI0_MISO */
34 at91_set_B_periph(AT91_PIN_PA1, 0); /* SPI0_MOSI */
35 at91_set_B_periph(AT91_PIN_PA2, 0); /* SPI0_SPCK */
36
37 /* Enable clock */
38 at91_sys_write(AT91_PMC_PCER, 1 << AT91SAM9263_ID_SPI0);
39
40 if (cs_mask & (1 << 0)) {
41 at91_set_gpio_output(AT91_PIN_PA5, 1);
42 }
43 if (cs_mask & (1 << 1)) {
44 at91_set_gpio_output(AT91_PIN_PA3, 1);
45 }
46 if (cs_mask & (1 << 2)) {
47 at91_set_gpio_output(AT91_PIN_PA4, 1);
48 }
49 if (cs_mask & (1 << 3)) {
50 at91_set_gpio_output(AT91_PIN_PB11, 1);
51 }
52}
53
54void at91_spi1_hw_init(unsigned long cs_mask)
55{
56 at91_set_A_periph(AT91_PIN_PB12, 0); /* SPI1_MISO */
57 at91_set_A_periph(AT91_PIN_PB13, 0); /* SPI1_MOSI */
58 at91_set_A_periph(AT91_PIN_PB14, 0); /* SPI1_SPCK */
59
60 /* Enable clock */
61 at91_sys_write(AT91_PMC_PCER, 1 << AT91SAM9263_ID_SPI1);
62
63 if (cs_mask & (1 << 0)) {
64 at91_set_gpio_output(AT91_PIN_PB15, 1);
65 }
66 if (cs_mask & (1 << 1)) {
67 at91_set_gpio_output(AT91_PIN_PB16, 1);
68 }
69 if (cs_mask & (1 << 2)) {
70 at91_set_gpio_output(AT91_PIN_PB17, 1);
71 }
72 if (cs_mask & (1 << 3)) {
73 at91_set_gpio_output(AT91_PIN_PB18, 1);
74 }
75}