blob: b15659d918d62ebc4554ed401f4dad7b7443e7b2 [file] [log] [blame]
wdenk5b1d7132002-11-03 00:07:02 +00001/*
2 * (C) Copyright 2002
3 * Frank Panno <fpanno@delphintech.com>, Delphin Technology AG
4 *
5 * This file is based on similar values for other boards found in other
6 * U-Boot config files, and some that I found in the EP8260 manual.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27/*
28 * board/config.h - configuration options, board specific
wdenka562e1b2005-01-09 18:21:42 +000029 *
wdenk9dd611b2005-01-09 17:19:34 +000030 * "EP8260 H, V.1.1"
Wolfgang Denk53677ef2008-05-20 16:00:29 +020031 * - 64M 60x Bus SDRAM
32 * - 32M Local Bus SDRAM
33 * - 16M Flash (4 x AM29DL323DB90WDI)
34 * - 128k NVRAM with RTC
wdenk9dd611b2005-01-09 17:19:34 +000035 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020036 * "EP8260 H2, V.1.3" (CONFIG_SYS_EP8260_H2)
Wolfgang Denk53677ef2008-05-20 16:00:29 +020037 * - 300MHz/133MHz/66MHz
38 * - 64M 60x Bus SDRAM
39 * - 32M Local Bus SDRAM
40 * - 32M Flash
41 * - 128k NVRAM with RTC
wdenk5b1d7132002-11-03 00:07:02 +000042 */
43
44#ifndef __CONFIG_H
45#define __CONFIG_H
46
wdenk9dd611b2005-01-09 17:19:34 +000047/* Define this to enable support the EP8260 H2 version */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048#define CONFIG_SYS_EP8260_H2 1
49/* #undef CONFIG_SYS_EP8260_H2 */
wdenk9dd611b2005-01-09 17:19:34 +000050
Wolfgang Denk2ae18242010-10-06 09:05:45 +020051#define CONFIG_SYS_TEXT_BASE 0xFFF00000
52
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -050053#define CONFIG_CPM2 1 /* Has a CPM2 */
54
wdenk5b1d7132002-11-03 00:07:02 +000055/* What is the oscillator's (UX2) frequency in Hz? */
56#define CONFIG_8260_CLKIN (66 * 1000 * 1000)
57
58/*-----------------------------------------------------------------------
59 * MODCK_H & MODCLK[1-3] - Ref: Section 9.2 in MPC8206 User Manual
60 *-----------------------------------------------------------------------
61 * What should MODCK_H be? It is dependent on the oscillator
62 * frequency, MODCK[1-3], and desired CPM and core frequencies.
63 * Here are some example values (all frequencies are in MHz):
64 *
65 * MODCK_H MODCK[1-3] Osc CPM Core
66 * ------- ---------- --- --- ----
67 * 0x2 0x2 33 133 133
68 * 0x2 0x3 33 133 166
69 * 0x2 0x4 33 133 200
70 * 0x2 0x5 33 133 233
71 * 0x2 0x6 33 133 266
72 *
73 * 0x5 0x5 66 133 133
74 * 0x5 0x6 66 133 166
75 * 0x5 0x7 66 133 200 *
76 * 0x6 0x0 66 133 233
77 * 0x6 0x1 66 133 266
78 * 0x6 0x2 66 133 300
79 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#ifdef CONFIG_SYS_EP8260_H2
81#define CONFIG_SYS_SBC_MODCK_H (HRCW_MODCK_H0110)
wdenk9dd611b2005-01-09 17:19:34 +000082#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020083#define CONFIG_SYS_SBC_MODCK_H (HRCW_MODCK_H0110)
wdenk9dd611b2005-01-09 17:19:34 +000084#endif
wdenk5b1d7132002-11-03 00:07:02 +000085
86/* Define this if you want to boot from 0x00000100. If you don't define
87 * this, you will need to program the bootloader to 0xfff00000, and
88 * get the hardware reset config words at 0xfe000000. The simplest
89 * way to do that is to program the bootloader at both addresses.
90 * It is suggested that you just let U-Boot live at 0x00000000.
91 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020092/* #define CONFIG_SYS_SBC_BOOT_LOW 1 */ /* only for HRCW */
93/* #undef CONFIG_SYS_SBC_BOOT_LOW */
wdenk5b1d7132002-11-03 00:07:02 +000094
95/* The reset command will not work as expected if the reset address does
96 * not point to the correct address.
97 */
98
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_SYS_RESET_ADDRESS 0xFFF00100
wdenk5b1d7132002-11-03 00:07:02 +0000100
101/* What should the base address of the main FLASH be and how big is
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200102 * it (in MBytes)? This must contain CONFIG_SYS_TEXT_BASE from board/ep8260/config.mk
wdenk5b1d7132002-11-03 00:07:02 +0000103 * The main FLASH is whichever is connected to *CS0. U-Boot expects
104 * this to be the SIMM.
105 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200106#ifdef CONFIG_SYS_EP8260_H2
107#define CONFIG_SYS_FLASH0_BASE 0xFE000000
108#define CONFIG_SYS_FLASH0_SIZE 32
wdenk9dd611b2005-01-09 17:19:34 +0000109#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_FLASH0_BASE 0xFF000000
111#define CONFIG_SYS_FLASH0_SIZE 16
wdenk9dd611b2005-01-09 17:19:34 +0000112#endif
wdenk5b1d7132002-11-03 00:07:02 +0000113
114/* What should the base address of the secondary FLASH be and how big
115 * is it (in Mbytes)? The secondary FLASH is whichever is connected
116 * to *CS6. U-Boot expects this to be the on board FLASH. If you don't
117 * want it enabled, don't define these constants.
118 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200119#define CONFIG_SYS_FLASH1_BASE 0
120#define CONFIG_SYS_FLASH1_SIZE 0
121#undef CONFIG_SYS_FLASH1_BASE
122#undef CONFIG_SYS_FLASH1_SIZE
wdenk5b1d7132002-11-03 00:07:02 +0000123
124/* What should be the base address of SDRAM DIMM (60x bus) and how big is
125 * it (in Mbytes)?
126*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200127#define CONFIG_SYS_SDRAM0_BASE 0x00000000
128#define CONFIG_SYS_SDRAM0_SIZE 64
wdenk5b1d7132002-11-03 00:07:02 +0000129
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130/* define CONFIG_SYS_LSDRAM if you want to enable the 32M SDRAM on the
wdenk5b1d7132002-11-03 00:07:02 +0000131 * local bus (8260 local bus is NOT cacheable!)
132*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133/* #define CONFIG_SYS_LSDRAM */
134#undef CONFIG_SYS_LSDRAM
wdenk5b1d7132002-11-03 00:07:02 +0000135
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#ifdef CONFIG_SYS_LSDRAM
wdenk5b1d7132002-11-03 00:07:02 +0000137/* What should be the base address of SDRAM DIMM (local bus) and how big is
138 * it (in Mbytes)?
139*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140 #define CONFIG_SYS_SDRAM1_BASE 0x04000000
141 #define CONFIG_SYS_SDRAM1_SIZE 32
wdenk5b1d7132002-11-03 00:07:02 +0000142#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143 #define CONFIG_SYS_SDRAM1_BASE 0
144 #define CONFIG_SYS_SDRAM1_SIZE 0
145 #undef CONFIG_SYS_SDRAM1_BASE
146 #undef CONFIG_SYS_SDRAM1_SIZE
147#endif /* CONFIG_SYS_LSDRAM */
wdenk5b1d7132002-11-03 00:07:02 +0000148
149/* What should be the base address of NVRAM and how big is
150 * it (in Bytes)
151 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152#define CONFIG_SYS_NVRAM_BASE_ADDR 0xFA080000
153#define CONFIG_SYS_NVRAM_SIZE (128*1024)-16
wdenk5b1d7132002-11-03 00:07:02 +0000154
155/* The RTC is a Dallas DS1556
156 */
157#define CONFIG_RTC_DS1556
158
159/* What should be the base address of the LEDs and switch S0?
160 * If you don't want them enabled, don't define this.
161 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_SYS_LED_BASE 0x00000000
163#undef CONFIG_SYS_LED_BASE
wdenk5b1d7132002-11-03 00:07:02 +0000164
165/*
166 * select serial console configuration
167 *
168 * if either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then
169 * CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4
170 * for SCC).
171 *
172 * if CONFIG_CONS_NONE is defined, then the serial console routines must
173 * defined elsewhere.
174 */
175#define CONFIG_CONS_ON_SMC /* define if console on SMC */
176#undef CONFIG_CONS_ON_SCC /* define if console on SCC */
177#undef CONFIG_CONS_NONE /* define if console on neither */
178#define CONFIG_CONS_INDEX 1 /* which SMC/SCC channel for console */
179
180/*
181 * select ethernet configuration
182 *
183 * if either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected, then
184 * CONFIG_ETHER_INDEX must be set to the channel number (1-4 for SCC, 1-3
185 * for FCC)
186 *
187 * if CONFIG_ETHER_NONE is defined, then either the ethernet routines must be
Jon Loeliger639221c2007-07-09 17:15:49 -0500188 * defined elsewhere (as for the console), or CONFIG_CMD_NET must be unset.
wdenk5b1d7132002-11-03 00:07:02 +0000189 */
190#undef CONFIG_ETHER_ON_SCC /* define if ethernet on SCC */
191#define CONFIG_ETHER_ON_FCC /* define if ethernet on FCC */
192#undef CONFIG_ETHER_NONE /* define if ethernet on neither */
193#define CONFIG_ETHER_INDEX 3 /* which SCC/FCC channel for ethernet */
194
195#if ( CONFIG_ETHER_INDEX == 3 )
196
197/*
198 * - Rx-CLK is CLK15
199 * - Tx-CLK is CLK16
200 * - RAM for BD/Buffers is on the local Bus (see 28-13)
201 * - Enable Half Duplex in FSMR
202 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203# define CONFIG_SYS_CMXFCR_MASK (CMXFCR_FC3|CMXFCR_RF3CS_MSK|CMXFCR_TF3CS_MSK)
204# define CONFIG_SYS_CMXFCR_VALUE (CMXFCR_RF3CS_CLK15|CMXFCR_TF3CS_CLK16)
wdenk5b1d7132002-11-03 00:07:02 +0000205
206/*
207 * - RAM for BD/Buffers is on the local Bus (see 28-13)
208 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#ifdef CONFIG_SYS_LSDRAM
210 #define CONFIG_SYS_CPMFCR_RAMTYPE 3
211#else /* CONFIG_SYS_LSDRAM */
212 #define CONFIG_SYS_CPMFCR_RAMTYPE 0
213#endif /* CONFIG_SYS_LSDRAM */
wdenk5b1d7132002-11-03 00:07:02 +0000214
215/* - Enable Half Duplex in FSMR */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216/* # define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE|FCC_PSMR_LPB) */
217# define CONFIG_SYS_FCC_PSMR 0
wdenk5b1d7132002-11-03 00:07:02 +0000218
219#else /* CONFIG_ETHER_INDEX */
220# error "on EP8260 ethernet must be FCC3"
221#endif /* CONFIG_ETHER_INDEX */
222
223/*
224 * select i2c support configuration
225 *
226 * Supported configurations are {none, software, hardware} drivers.
227 * If the software driver is chosen, there are some additional
228 * configuration items that the driver uses to drive the port pins.
229 */
230#undef CONFIG_HARD_I2C /* I2C with hardware support */
231#define CONFIG_SOFT_I2C 1 /* I2C bit-banged */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200232#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
233#define CONFIG_SYS_I2C_SLAVE 0x7F
wdenk5b1d7132002-11-03 00:07:02 +0000234
235/*
236 * Software (bit-bang) I2C driver configuration
237 */
238#ifdef CONFIG_SOFT_I2C
239#define I2C_PORT 3 /* Port A=0, B=1, C=2, D=3 */
240#define I2C_ACTIVE (iop->pdir |= 0x00010000)
241#define I2C_TRISTATE (iop->pdir &= ~0x00010000)
242#define I2C_READ ((iop->pdat & 0x00010000) != 0)
243#define I2C_SDA(bit) if(bit) iop->pdat |= 0x00010000; \
244 else iop->pdat &= ~0x00010000
245#define I2C_SCL(bit) if(bit) iop->pdat |= 0x00020000; \
246 else iop->pdat &= ~0x00020000
247#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
248#endif /* CONFIG_SOFT_I2C */
249
250/* #define CONFIG_RTC_DS174x */
251
252/* Define this to reserve an entire FLASH sector (256 KB) for
253 * environment variables. Otherwise, the environment will be
254 * put in the same sector as U-Boot, and changing variables
255 * will erase U-Boot temporarily
256 */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200257#define CONFIG_ENV_IN_OWN_SECT
wdenk5b1d7132002-11-03 00:07:02 +0000258
259/* Define to allow the user to overwrite serial and ethaddr */
260#define CONFIG_ENV_OVERWRITE
261
262/* What should the console's baud rate be? */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200263#ifdef CONFIG_SYS_EP8260_H2
wdenk9dd611b2005-01-09 17:19:34 +0000264#define CONFIG_BAUDRATE 9600
265#else
wdenka562e1b2005-01-09 18:21:42 +0000266#define CONFIG_BAUDRATE 115200
wdenk9dd611b2005-01-09 17:19:34 +0000267#endif
wdenk5b1d7132002-11-03 00:07:02 +0000268
269/* Ethernet MAC address */
270#define CONFIG_ETHADDR 00:10:EC:00:30:8C
271
272#define CONFIG_IPADDR 192.168.254.130
273#define CONFIG_SERVERIP 192.168.254.49
274
275/* Set to a positive value to delay for running BOOTCOMMAND */
276#define CONFIG_BOOTDELAY -1
277
278/* undef this to save memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200279#define CONFIG_SYS_LONGHELP
wdenk5b1d7132002-11-03 00:07:02 +0000280
281/* Monitor Command Prompt */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282#define CONFIG_SYS_PROMPT "=> "
wdenk5b1d7132002-11-03 00:07:02 +0000283
284/* Define this variable to enable the "hush" shell (from
285 Busybox) as command line interpreter, thus enabling
286 powerful command line syntax like
287 if...then...else...fi conditionals or `&&' and '||'
288 constructs ("shell scripts").
289 If undefined, you get the old, much simpler behaviour
290 with a somewhat smapper memory footprint.
291*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_HUSH_PARSER
293#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
wdenk5b1d7132002-11-03 00:07:02 +0000294
Jon Loeliger1bec3d32007-07-04 22:32:10 -0500295
wdenk5b1d7132002-11-03 00:07:02 +0000296/*
Jon Loeliger80ff4f92007-07-10 09:29:01 -0500297 * BOOTP options
298 */
299#define CONFIG_BOOTP_BOOTFILESIZE
300#define CONFIG_BOOTP_BOOTPATH
301#define CONFIG_BOOTP_GATEWAY
302#define CONFIG_BOOTP_HOSTNAME
303
304
305/*
Jon Loeliger1bec3d32007-07-04 22:32:10 -0500306 * Command line configuration.
307 */
Jean-Christophe PLAGNIOL-VILLARD4e620412007-10-24 18:16:01 +0200308#include <config_cmd_default.h>
Jon Loeliger1bec3d32007-07-04 22:32:10 -0500309
Jean-Christophe PLAGNIOL-VILLARD4e620412007-10-24 18:16:01 +0200310#define CONFIG_CMD_ASKENV
311#define CONFIG_CMD_BEDBUG
312#define CONFIG_CMD_CACHE
313#define CONFIG_CMD_CDP
314#define CONFIG_CMD_DATE
315#define CONFIG_CMD_DIAG
316#define CONFIG_CMD_ELF
317#define CONFIG_CMD_FAT
318#define CONFIG_CMD_I2C
319#define CONFIG_CMD_IMMAP
320#define CONFIG_CMD_IRQ
321#define CONFIG_CMD_PING
322#define CONFIG_CMD_PORTIO
323#define CONFIG_CMD_REGINFO
324#define CONFIG_CMD_SAVES
325#define CONFIG_CMD_SDRAM
326#define CONFIG_CMD_SNTP
327
Jon Loeliger1bec3d32007-07-04 22:32:10 -0500328#undef CONFIG_CMD_DCR
Jon Loeliger1bec3d32007-07-04 22:32:10 -0500329#undef CONFIG_CMD_XIMG
wdenk5b1d7132002-11-03 00:07:02 +0000330
331/* Where do the internal registers live? */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200332#define CONFIG_SYS_IMMR 0xF0000000
333#define CONFIG_SYS_DEFAULT_IMMR 0x00010000
wdenk5b1d7132002-11-03 00:07:02 +0000334
335/* Where do the on board registers (CS4) live? */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200336#define CONFIG_SYS_REGS_BASE 0xFA000000
wdenk5b1d7132002-11-03 00:07:02 +0000337
338/*****************************************************************************
339 *
340 * You should not have to modify any of the following settings
341 *
342 *****************************************************************************/
343
344#define CONFIG_MPC8260 1 /* This is an MPC8260 CPU */
345#define CONFIG_EP8260 11 /* on an Embedded Planet EP8260 Board, Rev. 11 */
346
wdenkc837dcb2004-01-20 23:12:12 +0000347#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
wdenk5b1d7132002-11-03 00:07:02 +0000348
wdenk5b1d7132002-11-03 00:07:02 +0000349/*
350 * Miscellaneous configurable options
351 */
Jon Loeliger1bec3d32007-07-04 22:32:10 -0500352#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200353# define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk5b1d7132002-11-03 00:07:02 +0000354#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200355# define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk5b1d7132002-11-03 00:07:02 +0000356#endif
357
358/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200359#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT)+16)
wdenk5b1d7132002-11-03 00:07:02 +0000360
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200361#define CONFIG_SYS_MAXARGS 8 /* max number of command args */
wdenk5b1d7132002-11-03 00:07:02 +0000362
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200363#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk5b1d7132002-11-03 00:07:02 +0000364
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200365#ifdef CONFIG_SYS_LSDRAM
366 #define CONFIG_SYS_MEMTEST_START 0x04000000 /* memtest works on */
367 #define CONFIG_SYS_MEMTEST_END 0x06000000 /* 64-96 MB in SDRAM */
wdenk5b1d7132002-11-03 00:07:02 +0000368#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200369 #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */
370 #define CONFIG_SYS_MEMTEST_END 0x02000000 /* 0-32 MB in SDRAM */
371#endif /* CONFIG_SYS_LSDRAM */
wdenk5b1d7132002-11-03 00:07:02 +0000372
373#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
374
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200375#define CONFIG_SYS_LOAD_ADDR 0x00100000 /* default load address */
376#define CONFIG_SYS_TFTP_LOADADDR 0x00100000 /* default load address for network file downloads */
wdenk5b1d7132002-11-03 00:07:02 +0000377
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200378#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenk5b1d7132002-11-03 00:07:02 +0000379
380/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200381#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenk5b1d7132002-11-03 00:07:02 +0000382
383/*
384 * Low Level Configuration Settings
385 * (address mappings, register initial values, etc.)
386 * You should know what you are doing if you make changes here.
387 */
388
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200389#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_FLASH0_BASE
390#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_SDRAM0_BASE
wdenk5b1d7132002-11-03 00:07:02 +0000391
392/*-----------------------------------------------------------------------
393 * Hard Reset Configuration Words
394 */
395
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200396#if defined(CONFIG_SYS_SBC_BOOT_LOW)
397# define CONFIG_SYS_SBC_HRCW_BOOT_FLAGS (HRCW_CIP | HRCW_BMS)
wdenk5b1d7132002-11-03 00:07:02 +0000398#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200399# define CONFIG_SYS_SBC_HRCW_BOOT_FLAGS (0x00000000)
400#endif /* defined(CONFIG_SYS_SBC_BOOT_LOW) */
wdenk5b1d7132002-11-03 00:07:02 +0000401
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200402#ifdef CONFIG_SYS_EP8260_H2
403/* get the HRCW ISB field from CONFIG_SYS_DEFAULT_IMMR */
404#define CONFIG_SYS_SBC_HRCW_IMMR ( ((CONFIG_SYS_DEFAULT_IMMR & 0x10000000) >> 10) |\
405 ((CONFIG_SYS_DEFAULT_IMMR & 0x01000000) >> 7) |\
406 ((CONFIG_SYS_DEFAULT_IMMR & 0x00100000) >> 4) )
wdenk5b1d7132002-11-03 00:07:02 +0000407
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200408#define CONFIG_SYS_HRCW_MASTER (HRCW_EBM |\
wdenk8bde7f72003-06-27 21:31:46 +0000409 HRCW_L2CPC01 |\
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200410 CONFIG_SYS_SBC_HRCW_IMMR |\
wdenk5b1d7132002-11-03 00:07:02 +0000411 HRCW_APPC10 |\
412 HRCW_CS10PC01 |\
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200413 CONFIG_SYS_SBC_MODCK_H |\
414 CONFIG_SYS_SBC_HRCW_BOOT_FLAGS)
wdenk9dd611b2005-01-09 17:19:34 +0000415#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200416#define CONFIG_SYS_HRCW_MASTER 0x10400245
wdenk9dd611b2005-01-09 17:19:34 +0000417#endif
wdenk5b1d7132002-11-03 00:07:02 +0000418
419/* no slaves */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200420#define CONFIG_SYS_HRCW_SLAVE1 0
421#define CONFIG_SYS_HRCW_SLAVE2 0
422#define CONFIG_SYS_HRCW_SLAVE3 0
423#define CONFIG_SYS_HRCW_SLAVE4 0
424#define CONFIG_SYS_HRCW_SLAVE5 0
425#define CONFIG_SYS_HRCW_SLAVE6 0
426#define CONFIG_SYS_HRCW_SLAVE7 0
wdenk5b1d7132002-11-03 00:07:02 +0000427
428/*-----------------------------------------------------------------------
429 * Definitions for initial stack pointer and data area (in DPRAM)
430 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200431#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200432#define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200433#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200434#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk5b1d7132002-11-03 00:07:02 +0000435
436/*-----------------------------------------------------------------------
437 * Start addresses for the final memory configuration
438 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200439 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
440 * Note also that the logic that sets CONFIG_SYS_RAMBOOT is platform dependent.
wdenk5b1d7132002-11-03 00:07:02 +0000441 */
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200442#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
wdenk5b1d7132002-11-03 00:07:02 +0000443
444
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200445#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
446# define CONFIG_SYS_RAMBOOT
wdenk5b1d7132002-11-03 00:07:02 +0000447#endif
448
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200449#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
450#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenk5b1d7132002-11-03 00:07:02 +0000451
452/*
453 * For booting Linux, the board info and command line data
454 * have to be in the first 8 MB of memory, since this is
455 * the maximum mapped by the Linux kernel during initialization.
456 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200457#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk5b1d7132002-11-03 00:07:02 +0000458
459/*-----------------------------------------------------------------------
460 * FLASH and environment organization
461 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200462#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
463#ifdef CONFIG_SYS_EP8260_H2
464#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
wdenk9dd611b2005-01-09 17:19:34 +0000465#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200466#define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
wdenk9dd611b2005-01-09 17:19:34 +0000467#endif
wdenk5b1d7132002-11-03 00:07:02 +0000468
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200469#ifdef CONFIG_SYS_EP8260_H2
470#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Timeout for Flash Erase (in ms) */
471#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Wolfgang Denkbd516262005-09-25 16:56:15 +0200472#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200473#define CONFIG_SYS_FLASH_ERASE_TOUT 8000 /* Timeout for Flash Erase (in ms) */
474#define CONFIG_SYS_FLASH_WRITE_TOUT 1 /* Timeout for Flash Write (in ms) */
Wolfgang Denkbd516262005-09-25 16:56:15 +0200475#endif
wdenk5b1d7132002-11-03 00:07:02 +0000476
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200477#ifndef CONFIG_SYS_RAMBOOT
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200478# define CONFIG_ENV_IS_IN_FLASH 1
wdenk5b1d7132002-11-03 00:07:02 +0000479
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200480# ifdef CONFIG_ENV_IN_OWN_SECT
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200481# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200482# define CONFIG_ENV_SECT_SIZE 0x40000
wdenk5b1d7132002-11-03 00:07:02 +0000483# else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200484# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN - CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200485# define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
486# define CONFIG_ENV_SECT_SIZE 0x10000 /* see README - env sect real size */
487# endif /* CONFIG_ENV_IN_OWN_SECT */
wdenk5b1d7132002-11-03 00:07:02 +0000488#else
Jean-Christophe PLAGNIOL-VILLARD9314cee2008-09-10 22:47:59 +0200489# define CONFIG_ENV_IS_IN_NVRAM 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200490# define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200491# define CONFIG_ENV_SIZE 0x200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200492#endif /* CONFIG_SYS_RAMBOOT */
wdenk5b1d7132002-11-03 00:07:02 +0000493
494/*-----------------------------------------------------------------------
495 * Cache Configuration
496 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200497#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC8260 CPU */
wdenk5b1d7132002-11-03 00:07:02 +0000498
Jon Loeliger1bec3d32007-07-04 22:32:10 -0500499#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200500# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
wdenk5b1d7132002-11-03 00:07:02 +0000501#endif
502
503/*-----------------------------------------------------------------------
504 * HIDx - Hardware Implementation-dependent Registers 2-11
505 *-----------------------------------------------------------------------
506 * HID0 also contains cache control - initially enable both caches and
507 * invalidate contents, then the final state leaves only the instruction
508 * cache enabled. Note that Power-On and Hard reset invalidate the caches,
509 * but Soft reset does not.
510 *
511 * HID1 has only read-only information - nothing to set.
512 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200513#define CONFIG_SYS_HID0_INIT (HID0_ICE |\
wdenk5b1d7132002-11-03 00:07:02 +0000514 HID0_DCE |\
515 HID0_ICFI |\
516 HID0_DCI |\
517 HID0_IFEM |\
518 HID0_ABE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200519#ifdef CONFIG_SYS_LSDRAM
wdenk5b1d7132002-11-03 00:07:02 +0000520/* 8260 local bus is NOT cacheable */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200521#define CONFIG_SYS_HID0_FINAL (/*HID0_ICE |*/\
wdenk5b1d7132002-11-03 00:07:02 +0000522 HID0_IFEM |\
523 HID0_ABE |\
524 HID0_EMCP)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200525#else /* !CONFIG_SYS_LSDRAM */
526#define CONFIG_SYS_HID0_FINAL (HID0_ICE |\
wdenk5b1d7132002-11-03 00:07:02 +0000527 HID0_IFEM |\
528 HID0_ABE |\
529 HID0_EMCP)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200530#endif /* CONFIG_SYS_LSDRAM */
wdenk5b1d7132002-11-03 00:07:02 +0000531
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200532#define CONFIG_SYS_HID2 0
wdenk5b1d7132002-11-03 00:07:02 +0000533
534/*-----------------------------------------------------------------------
535 * RMR - Reset Mode Register
536 *-----------------------------------------------------------------------
537 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200538#define CONFIG_SYS_RMR 0
wdenk5b1d7132002-11-03 00:07:02 +0000539
540/*-----------------------------------------------------------------------
541 * BCR - Bus Configuration 4-25
542 *-----------------------------------------------------------------------
543 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200544#define CONFIG_SYS_BCR (BCR_EBM |\
wdenk5b1d7132002-11-03 00:07:02 +0000545 BCR_PLDP |\
546 BCR_EAV |\
wdenk9dd611b2005-01-09 17:19:34 +0000547 BCR_NPQM0)
548
wdenk5b1d7132002-11-03 00:07:02 +0000549/*-----------------------------------------------------------------------
550 * SIUMCR - SIU Module Configuration 4-31
551 *-----------------------------------------------------------------------
552 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200553#define CONFIG_SYS_SIUMCR (SIUMCR_L2CPC01 |\
wdenk8bde7f72003-06-27 21:31:46 +0000554 SIUMCR_APPC10 |\
555 SIUMCR_CS10PC01)
wdenk5b1d7132002-11-03 00:07:02 +0000556
wdenk5b1d7132002-11-03 00:07:02 +0000557/*-----------------------------------------------------------------------
558 * SYPCR - System Protection Control 11-9
559 * SYPCR can only be written once after reset!
560 *-----------------------------------------------------------------------
561 * Watchdog & Bus Monitor Timer max, 60x Bus Monitor enable
562 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200563#ifdef CONFIG_SYS_EP8260_H2
wdenka562e1b2005-01-09 18:21:42 +0000564/* TBD: Find out why setting the BMT to 0xff causes the FCC to
565 * generate TX buffer underrun errors for large packets under
566 * Linux
wdenk9dd611b2005-01-09 17:19:34 +0000567 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200568#define CONFIG_SYS_SYPCR_BMT 0x00000600
wdenk9dd611b2005-01-09 17:19:34 +0000569#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200570#define CONFIG_SYS_SYPCR_BMT SYPCR_BMT
wdenk9dd611b2005-01-09 17:19:34 +0000571#endif
572
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200573#ifdef CONFIG_SYS_LSDRAM
574#define CONFIG_SYS_SYPCR (SYPCR_SWTC |\
575 CONFIG_SYS_SYPCR_BMT |\
wdenk8bde7f72003-06-27 21:31:46 +0000576 SYPCR_PBME |\
577 SYPCR_LBME |\
578 SYPCR_SWP)
wdenk5b1d7132002-11-03 00:07:02 +0000579#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200580#define CONFIG_SYS_SYPCR (SYPCR_SWTC |\
581 CONFIG_SYS_SYPCR_BMT |\
wdenk8bde7f72003-06-27 21:31:46 +0000582 SYPCR_PBME |\
583 SYPCR_SWP)
wdenk5b1d7132002-11-03 00:07:02 +0000584#endif
wdenk9dd611b2005-01-09 17:19:34 +0000585
wdenk5b1d7132002-11-03 00:07:02 +0000586/*-----------------------------------------------------------------------
587 * TMCNTSC - Time Counter Status and Control 4-40
588 *-----------------------------------------------------------------------
589 * Clear once per Second and Alarm Interrupt Status, Set 32KHz timersclk,
590 * and enable Time Counter
591 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200592#define CONFIG_SYS_TMCNTSC (TMCNTSC_SEC |\
wdenk8bde7f72003-06-27 21:31:46 +0000593 TMCNTSC_ALR |\
594 TMCNTSC_TCF |\
595 TMCNTSC_TCE)
wdenk5b1d7132002-11-03 00:07:02 +0000596
597/*-----------------------------------------------------------------------
598 * PISCR - Periodic Interrupt Status and Control 4-42
599 *-----------------------------------------------------------------------
600 * Clear Periodic Interrupt Status, Set 32KHz timersclk, and enable
601 * Periodic timer
602 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200603#ifdef CONFIG_SYS_EP8260_H2
604#define CONFIG_SYS_PISCR (PISCR_PS |\
wdenk8bde7f72003-06-27 21:31:46 +0000605 PISCR_PTF |\
wdenk9dd611b2005-01-09 17:19:34 +0000606 PISCR_PTE)
607#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200608#define CONFIG_SYS_PISCR 0
wdenk9dd611b2005-01-09 17:19:34 +0000609#endif
610
wdenk5b1d7132002-11-03 00:07:02 +0000611/*-----------------------------------------------------------------------
612 * SCCR - System Clock Control 9-8
613 *-----------------------------------------------------------------------
614 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200615#ifdef CONFIG_SYS_EP8260_H2
616#define CONFIG_SYS_SCCR (SCCR_DFBRG00)
Wolfgang Denkbd516262005-09-25 16:56:15 +0200617#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200618#define CONFIG_SYS_SCCR (SCCR_DFBRG01)
Wolfgang Denkbd516262005-09-25 16:56:15 +0200619#endif
wdenk5b1d7132002-11-03 00:07:02 +0000620
621/*-----------------------------------------------------------------------
622 * RCCR - RISC Controller Configuration 13-7
623 *-----------------------------------------------------------------------
624 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200625#define CONFIG_SYS_RCCR 0
wdenk5b1d7132002-11-03 00:07:02 +0000626
627/*-----------------------------------------------------------------------
628 * MPTPR - Memory Refresh Timer Prescale Register 10-32
629 *-----------------------------------------------------------------------
630 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200631#define CONFIG_SYS_MPTPR (0x0A00 & MPTPR_PTP_MSK)
wdenk5b1d7132002-11-03 00:07:02 +0000632
633/*
634 * Init Memory Controller:
635 *
636 * Bank Bus Machine PortSz Device
637 * ---- --- ------- ------ ------
638 * 0 60x GPCM 64 bit FLASH (BGA - 16MB AMD AM29DL323DB90WDI)
639 * 1 60x SDRAM 64 bit SDRAM (BGA - 64MB Micron 48LC8M16A2TG)
640 * 2 Local SDRAM 32 bit SDRAM (BGA - 32MB Micron 48LC8M16A2TG)
641 * 3 unused
642 * 4 60x GPCM 8 bit Board Regs, NVRTC
643 * 5 unused
644 * 6 unused
645 * 7 unused
646 * 8 PCMCIA
647 * 9 unused
648 * 10 unused
649 * 11 unused
650*/
651
652/*-----------------------------------------------------------------------
653 * BRx - Base Register
654 * Ref: Section 10.3.1 on page 10-14
655 * ORx - Option Register
656 * Ref: Section 10.3.2 on page 10-18
657 *-----------------------------------------------------------------------
658 */
659
660/* Bank 0 - FLASH
661 *
662 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200663#define CONFIG_SYS_BR0_PRELIM ((CONFIG_SYS_FLASH0_BASE & BRx_BA_MSK) |\
wdenk8bde7f72003-06-27 21:31:46 +0000664 BRx_PS_64 |\
wdenk5b1d7132002-11-03 00:07:02 +0000665 BRx_DECC_NONE |\
wdenk8bde7f72003-06-27 21:31:46 +0000666 BRx_MS_GPCM_P |\
667 BRx_V)
wdenk5b1d7132002-11-03 00:07:02 +0000668
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200669#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH0_SIZE) |\
wdenk8bde7f72003-06-27 21:31:46 +0000670 ORxG_CSNT |\
671 ORxG_ACS_DIV1 |\
wdenk9dd611b2005-01-09 17:19:34 +0000672 ORxG_SCY_8_CLK |\
wdenk8bde7f72003-06-27 21:31:46 +0000673 ORxG_EHTR)
wdenk5b1d7132002-11-03 00:07:02 +0000674
675/* Bank 1 - SDRAM
676 * PSDRAM
677 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200678#define CONFIG_SYS_BR1_PRELIM ((CONFIG_SYS_SDRAM0_BASE & BRx_BA_MSK) |\
wdenk8bde7f72003-06-27 21:31:46 +0000679 BRx_PS_64 |\
680 BRx_MS_SDRAM_P |\
681 BRx_V)
wdenk5b1d7132002-11-03 00:07:02 +0000682
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200683#define CONFIG_SYS_OR1_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM0_SIZE) |\
wdenk8bde7f72003-06-27 21:31:46 +0000684 ORxS_BPD_4 |\
685 ORxS_ROWST_PBI1_A6 |\
686 ORxS_NUMR_12)
wdenk5b1d7132002-11-03 00:07:02 +0000687
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200688#ifdef CONFIG_SYS_EP8260_H2
689#define CONFIG_SYS_PSDMR 0xC34E246E
wdenk9dd611b2005-01-09 17:19:34 +0000690#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200691#define CONFIG_SYS_PSDMR 0xC34E2462
wdenk9dd611b2005-01-09 17:19:34 +0000692#endif
wdenk5b1d7132002-11-03 00:07:02 +0000693
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200694#define CONFIG_SYS_PSRT 0x64
wdenk5b1d7132002-11-03 00:07:02 +0000695
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200696#ifdef CONFIG_SYS_LSDRAM
wdenk5b1d7132002-11-03 00:07:02 +0000697/* Bank 2 - SDRAM
698 * LSDRAM
699 */
700
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200701 #define CONFIG_SYS_BR2_PRELIM ((CONFIG_SYS_SDRAM1_BASE & BRx_BA_MSK) |\
wdenk8bde7f72003-06-27 21:31:46 +0000702 BRx_PS_32 |\
703 BRx_MS_SDRAM_L |\
704 BRx_V)
wdenk5b1d7132002-11-03 00:07:02 +0000705
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200706 #define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM1_SIZE) |\
wdenk8bde7f72003-06-27 21:31:46 +0000707 ORxS_BPD_4 |\
708 ORxS_ROWST_PBI0_A9 |\
709 ORxS_NUMR_12)
wdenk5b1d7132002-11-03 00:07:02 +0000710
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200711 #define CONFIG_SYS_LSDMR 0x416A2562
712 #define CONFIG_SYS_LSRT 0x64
wdenk5b1d7132002-11-03 00:07:02 +0000713#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200714 #define CONFIG_SYS_LSRT 0x0
715#endif /* CONFIG_SYS_LSDRAM */
wdenk5b1d7132002-11-03 00:07:02 +0000716
717/* Bank 4 - On board registers
718 * NVRTC and BCSR
719 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200720#define CONFIG_SYS_BR4_PRELIM ((CONFIG_SYS_REGS_BASE & BRx_BA_MSK) |\
wdenk8bde7f72003-06-27 21:31:46 +0000721 BRx_PS_8 |\
722 BRx_MS_GPCM_P |\
723 BRx_V)
wdenk5b1d7132002-11-03 00:07:02 +0000724/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200725#define CONFIG_SYS_OR4_PRELIM (ORxG_AM_MSK |\
wdenk8bde7f72003-06-27 21:31:46 +0000726 ORxG_CSNT |\
727 ORxG_ACS_DIV1 |\
728 ORxG_SCY_10_CLK |\
729 ORxG_TRLX)
wdenk5b1d7132002-11-03 00:07:02 +0000730*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200731#define CONFIG_SYS_OR4_PRELIM 0xfff00854
wdenk5b1d7132002-11-03 00:07:02 +0000732
wdenk9dd611b2005-01-09 17:19:34 +0000733#ifdef _NOT_USED_SINCE_NOT_WORKING_
wdenk5b1d7132002-11-03 00:07:02 +0000734/* Bank 8 - On board registers
735 * PCMCIA (currently not working!)
736 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200737#define CONFIG_SYS_BR8_PRELIM ((CONFIG_SYS_REGS_BASE & BRx_BA_MSK) |\
wdenk8bde7f72003-06-27 21:31:46 +0000738 BRx_PS_16 |\
739 BRx_MS_GPCM_P |\
740 BRx_V)
wdenk5b1d7132002-11-03 00:07:02 +0000741
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200742#define CONFIG_SYS_OR8_PRELIM (ORxG_AM_MSK |\
wdenk8bde7f72003-06-27 21:31:46 +0000743 ORxG_CSNT |\
744 ORxG_ACS_DIV1 |\
wdenk5b1d7132002-11-03 00:07:02 +0000745 ORxG_SETA |\
wdenk8bde7f72003-06-27 21:31:46 +0000746 ORxG_SCY_10_CLK)
wdenk9dd611b2005-01-09 17:19:34 +0000747#endif
wdenk5b1d7132002-11-03 00:07:02 +0000748
749/*
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200750 * JFFS2 partitions
751 *
752 */
753/* No command line, one static partition, whole device */
Stefan Roese68d7d652009-03-19 13:30:36 +0100754#undef CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200755#define CONFIG_JFFS2_DEV "nor0"
756#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
757#define CONFIG_JFFS2_PART_OFFSET 0x00000000
758
759/* mtdparts command line support */
760/* Note: fake mtd_id used, no linux mtd map file */
761/*
Stefan Roese68d7d652009-03-19 13:30:36 +0100762#define CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200763#define MTDIDS_DEFAULT ""
764#define MTDPARTS_DEFAULT ""
765*/
766
wdenk5b1d7132002-11-03 00:07:02 +0000767#endif /* __CONFIG_H */