blob: 671f2c7c8b1df6347b490cf1cdcc8b8ef7fc1f45 [file] [log] [blame]
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +02001/*
2 * (C) Copyright 2002
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
Detlev Zundel792a09e2009-05-13 10:54:10 +02005 * Gary Jennejohn <garyj@denx.de>
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +02006 * David Mueller <d.mueller@elsoft.ch>
7 *
8 * (C) Copyright 2008
9 * Guennadi Liakhovetki, DENX Software Engineering, <lg@denx.de>
10 *
11 * Configuation settings for the SAMSUNG SMDK6400(mDirac-III) board.
12 *
13 * See file CREDITS for list of people who contributed to this
14 * project.
15 *
16 * This program is free software; you can redistribute it and/or
17 * modify it under the terms of the GNU General Public License as
18 * published by the Free Software Foundation; either version 2 of
19 * the License, or (at your option) any later version.
20 *
21 * This program is distributed in the hope that it will be useful,
22 * but WITHOUT ANY WARRANTY; without even the implied warranty of
23 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
24 * GNU General Public License for more details.
25 *
26 * You should have received a copy of the GNU General Public License
27 * along with this program; if not, write to the Free Software
28 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
29 * MA 02111-1307 USA
30 */
31
32#ifndef __CONFIG_H
33#define __CONFIG_H
34
35/*
36 * High Level Configuration Options
37 * (easy to change)
38 */
39#define CONFIG_S3C6400 1 /* in a SAMSUNG S3C6400 SoC */
40#define CONFIG_S3C64XX 1 /* in a SAMSUNG S3C64XX Family */
41#define CONFIG_SMDK6400 1 /* on a SAMSUNG SMDK6400 Board */
42
Cyril Chemparathy678e0082010-06-07 14:13:27 -040043#define CONFIG_PERIPORT_REMAP
44#define CONFIG_PERIPORT_BASE 0x70000000
45#define CONFIG_PERIPORT_SIZE 0x13
46
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020047#define CONFIG_SYS_SDRAM_BASE 0x50000000
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +020048
49/* input clock of PLL: SMDK6400 has 12MHz input clock */
50#define CONFIG_SYS_CLK_FREQ 12000000
51
Wolfgang Denk14d0a022010-10-07 21:51:12 +020052#if !defined(CONFIG_NAND_SPL) && (CONFIG_SYS_TEXT_BASE >= 0xc0000000)
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +020053#define CONFIG_ENABLE_MMU
54#endif
55
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +020056#define CONFIG_SETUP_MEMORY_TAGS
57#define CONFIG_CMDLINE_TAG
58#define CONFIG_INITRD_TAG
59
60/*
61 * Architecture magic and machine type
62 */
63#define MACH_TYPE 1270
64
65#define CONFIG_DISPLAY_CPUINFO
66#define CONFIG_DISPLAY_BOARDINFO
67
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +020068/*
69 * Size of malloc() pool
70 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +020072
73/*
74 * Hardware drivers
75 */
Ben Warrenb1c0eaa2009-08-25 13:09:37 -070076#define CONFIG_NET_MULTI
77#define CONFIG_CS8900 /* we have a CS8900 on-board */
78#define CONFIG_CS8900_BASE 0x18800300
79#define CONFIG_CS8900_BUS16 /* follow the Linux driver */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +020080
81/*
82 * select serial console configuration
83 */
84#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on SMDK6400 */
85
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020086#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
87#ifdef CONFIG_SYS_HUSH_PARSER
88#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +020089#endif
90
91#define CONFIG_CMDLINE_EDITING
92
93/* allow to overwrite serial and ethaddr */
94#define CONFIG_ENV_OVERWRITE
95
96#define CONFIG_BAUDRATE 115200
97
98/***********************************************************
99 * Command definition
100 ***********************************************************/
101#include <config_cmd_default.h>
102
103#define CONFIG_CMD_CACHE
104#define CONFIG_CMD_REGINFO
105#define CONFIG_CMD_LOADS
106#define CONFIG_CMD_LOADB
Mike Frysingerbdab39d2009-01-28 19:08:14 -0500107#define CONFIG_CMD_SAVEENV
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200108#define CONFIG_CMD_NAND
109#if defined(CONFIG_BOOT_ONENAND)
110#define CONFIG_CMD_ONENAND
111#endif
112#define CONFIG_CMD_PING
113#define CONFIG_CMD_ELF
114#define CONFIG_CMD_FAT
115#define CONFIG_CMD_EXT2
116
117#define CONFIG_BOOTDELAY 3
118
119#define CONFIG_ZERO_BOOTDELAY_CHECK
120
121#if (CONFIG_COMMANDS & CONFIG_CMD_KGDB)
122#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
123#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
124#endif
125
126/*
127 * Miscellaneous configurable options
128 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_LONGHELP /* undef to save memory */
130#define CONFIG_SYS_PROMPT "SMDK6400 # " /* Monitor Command Prompt */
131#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
132#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
133#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
134#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200135
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE /* memtest works on */
137#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x7e00000) /* 126MB in DRAM */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200138
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE /* default load address */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200140
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141#define CONFIG_SYS_HZ 1000
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200142
143/* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200144#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200145
146/*-----------------------------------------------------------------------
147 * Stack sizes
148 *
149 * The stack sizes are set up in start.S using the settings below
150 */
151#define CONFIG_STACKSIZE 0x40000 /* regular stack 256KB */
152
153/**********************************
154 Support Clock Settings
155 **********************************
156 Setting SYNC ASYNC
157 ----------------------------------
158 667_133_66 X O
159 533_133_66 O O
160 400_133_66 X O
161 400_100_50 O O
162 **********************************/
163
164/*#define CONFIG_CLK_667_133_66*/
165#define CONFIG_CLK_533_133_66
166/*
167#define CONFIG_CLK_400_100_50
168#define CONFIG_CLK_400_133_66
169#define CONFIG_SYNC_MODE
170*/
171
172/* SMDK6400 has 2 banks of DRAM, but we use only one in U-Boot */
173#define CONFIG_NR_DRAM_BANKS 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* SDRAM Bank #1 */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200175#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB in Bank #1 */
176
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200177#define CONFIG_SYS_FLASH_BASE 0x10000000
178#define CONFIG_SYS_MONITOR_BASE 0x00000000
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200179
180/*-----------------------------------------------------------------------
181 * FLASH and environment organization
182 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200184/* AM29LV160B has 35 sectors, AM29LV800B - 19 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200185#define CONFIG_SYS_MAX_FLASH_SECT 40
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200186
187#define CONFIG_AMD_LV800
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188#define CONFIG_SYS_FLASH_CFI 1 /* Use CFI parameters (needed?) */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200189/* Use drivers/cfi_flash.c, even though the flash is not CFI-compliant */
Jean-Christophe PLAGNIOL-VILLARDf9f692e2008-08-31 00:39:48 +0200190#define CONFIG_FLASH_CFI_DRIVER 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200192#define CONFIG_FLASH_CFI_LEGACY
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200193#define CONFIG_SYS_FLASH_LEGACY_512Kx16
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200194
195/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196#define CONFIG_SYS_FLASH_ERASE_TOUT (5 * CONFIG_SYS_HZ) /* Timeout for Flash Erase */
197#define CONFIG_SYS_FLASH_WRITE_TOUT (5 * CONFIG_SYS_HZ) /* Timeout for Flash Write */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200198
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200199#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200200
201/*
202 * SMDK6400 board specific data
203 */
204
205#define CONFIG_IDENT_STRING " for SMDK6400"
206
207/* base address for uboot */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208#define CONFIG_SYS_PHY_UBOOT_BASE (CONFIG_SYS_SDRAM_BASE + 0x07e00000)
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200209/* total memory available to uboot */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#define CONFIG_SYS_UBOOT_SIZE (1024 * 1024)
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200211
Guennadi Liakhovetskib74ab732009-05-18 16:07:22 +0200212/* Put environment copies after the end of U-Boot owned RAM */
213#define CONFIG_NAND_ENV_DST (CONFIG_SYS_UBOOT_BASE + CONFIG_SYS_UBOOT_SIZE)
214
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200215#ifdef CONFIG_ENABLE_MMU
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_SYS_MAPPED_RAM_BASE 0xc0000000
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200217#define CONFIG_BOOTCOMMAND "nand read 0xc0018000 0x60000 0x1c0000;" \
218 "bootm 0xc0018000"
219#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_MAPPED_RAM_BASE CONFIG_SYS_SDRAM_BASE
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200221#define CONFIG_BOOTCOMMAND "nand read 0x50018000 0x60000 0x1c0000;" \
222 "bootm 0x50018000"
223#endif
224
225/* NAND U-Boot load and start address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_UBOOT_BASE (CONFIG_SYS_MAPPED_RAM_BASE + 0x07e00000)
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200227
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200228#define CONFIG_ENV_OFFSET 0x0040000
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200229
230/* NAND configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231#define CONFIG_SYS_MAX_NAND_DEVICE 1
232#define CONFIG_SYS_NAND_BASE 0x70200010
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_S3C_NAND_HWECC
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200234
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200235#define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */
236#define CONFIG_SYS_NAND_WP 1
237#define CONFIG_SYS_NAND_YAFFS_WRITE 1 /* support yaffs write */
238#define CONFIG_SYS_NAND_BBT_2NDPAGE 1 /* bad-block markers in 1st and 2nd pages */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200239
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_PHY_UBOOT_BASE /* NUB load-addr */
241#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST /* NUB start-addr */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200242
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_NAND_U_BOOT_OFFS (4 * 1024) /* Offset to RAM U-Boot image */
244#define CONFIG_SYS_NAND_U_BOOT_SIZE (252 * 1024) /* Size of RAM U-Boot image */
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200245
246/* NAND chip page size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#define CONFIG_SYS_NAND_PAGE_SIZE 2048
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200248/* NAND chip block size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200250/* NAND chip page per block count */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251#define CONFIG_SYS_NAND_PAGE_COUNT 64
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200252/* Location of the bad-block label */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200254/* Extra address cycle for > 128MiB */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200255#define CONFIG_SYS_NAND_5_ADDR_CYCLE
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200256
257/* Size of the block protected by one OOB (Spare Area in Samsung terminology) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#define CONFIG_SYS_NAND_ECCSIZE CONFIG_SYS_NAND_PAGE_SIZE
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200259/* Number of ECC bytes per OOB - S3C6400 calculates 4 bytes ECC in 1-bit mode */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_NAND_ECCBYTES 4
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200261/* Number of ECC-blocks per NAND page */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200262#define CONFIG_SYS_NAND_ECCSTEPS (CONFIG_SYS_NAND_PAGE_SIZE / CONFIG_SYS_NAND_ECCSIZE)
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200263/* Size of a single OOB region */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264#define CONFIG_SYS_NAND_OOBSIZE 64
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200265/* Number of ECC bytes per page */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200266#define CONFIG_SYS_NAND_ECCTOTAL (CONFIG_SYS_NAND_ECCBYTES * CONFIG_SYS_NAND_ECCSTEPS)
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200267/* ECC byte positions */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200268#define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47, \
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200269 48, 49, 50, 51, 52, 53, 54, 55, \
270 56, 57, 58, 59, 60, 61, 62, 63}
271
272/* Boot configuration (define only one of next 3) */
273#define CONFIG_BOOT_NAND
274/* None of these are currently implemented. Left from the original Samsung
275 * version for reference
276#define CONFIG_BOOT_NOR
277#define CONFIG_BOOT_MOVINAND
278#define CONFIG_BOOT_ONENAND
279*/
280
281#define CONFIG_NAND
282#define CONFIG_NAND_S3C64XX
283/* Unimplemented or unsupported. See comment above.
284#define CONFIG_ONENAND
285#define CONFIG_MOVINAND
286*/
287
288/* Settings as above boot configuration */
Jean-Christophe PLAGNIOL-VILLARD51bfee12008-09-10 22:47:58 +0200289#define CONFIG_ENV_IS_IN_NAND
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200290#define CONFIG_BOOTARGS "console=ttySAC,115200"
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200291
292#if !defined(CONFIG_ENABLE_MMU)
293#define CONFIG_CMD_USB 1
Jean-Christophe PLAGNIOL-VILLARD6d27bca2009-03-29 23:01:42 +0200294#define CONFIG_USB_S3C64XX
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200295#define CONFIG_USB_OHCI_NEW 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200296#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x74300000
297#define CONFIG_SYS_USB_OHCI_SLOT_NAME "s3c6400"
298#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
299#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
Guennadi Liakhovetski11edcfe2008-08-31 00:39:47 +0200300
301#define CONFIG_USB_STORAGE 1
302#endif
303#define CONFIG_DOS_PARTITION 1
304
305#if defined(CONFIG_USB_OHCI_NEW) && defined(CONFIG_ENABLE_MMU)
306# error "usb_ohci.c is currently broken with MMU enabled."
307#endif
308
309#endif /* __CONFIG_H */