Masahiro Yamada | 252ed87 | 2015-03-12 13:24:39 +0900 | [diff] [blame] | 1 | CONFIG_PPC=y |
Tom Rini | 278b90c | 2018-02-03 12:10:38 -0500 | [diff] [blame] | 2 | CONFIG_SYS_TEXT_BASE=0x00100000 |
Tom Rini | a09fea1 | 2019-11-18 20:02:10 -0500 | [diff] [blame] | 3 | CONFIG_ENV_SIZE=0x4000 |
| 4 | CONFIG_ENV_OFFSET=0x80000 |
Tom Rini | c5a6e9f | 2020-07-06 13:54:25 -0400 | [diff] [blame] | 5 | CONFIG_SPL_TEXT_BASE=0xFFF00000 |
Tom Rini | 052170c | 2020-01-22 13:38:00 -0500 | [diff] [blame] | 6 | CONFIG_SPL_SERIAL_SUPPORT=y |
Tom Rini | c9542ea | 2018-04-07 20:27:54 -0400 | [diff] [blame] | 7 | CONFIG_SPL=y |
Tom Rini | 9e1d65f | 2020-02-28 13:28:38 -0500 | [diff] [blame] | 8 | CONFIG_ENV_OFFSET_REDUND=0x90000 |
Mario Six | ff3bb0c | 2019-01-21 09:17:53 +0100 | [diff] [blame] | 9 | CONFIG_SYS_CLK_FREQ=66666667 |
Masahiro Yamada | 252ed87 | 2015-03-12 13:24:39 +0900 | [diff] [blame] | 10 | CONFIG_MPC83xx=y |
Mario Six | 93de253 | 2019-01-21 09:17:56 +0100 | [diff] [blame] | 11 | CONFIG_HIGH_BATS=y |
Mario Six | 16aaca2 | 2019-01-21 09:17:36 +0100 | [diff] [blame] | 12 | CONFIG_TARGET_MPC8313ERDB_NAND=y |
Mario Six | 21c1502 | 2019-01-21 09:17:54 +0100 | [diff] [blame] | 13 | CONFIG_CORE_PLL_RATIO_2_1=y |
| 14 | CONFIG_PCI_HOST_MODE_ENABLE=y |
| 15 | CONFIG_PCI_INT_ARBITER1_ENABLE=y |
| 16 | CONFIG_BOOT_ROM_INTERFACE_NAND_FLASH_8BIT_SMALL=y |
| 17 | CONFIG_TSEC1_MODE_RGMII=y |
| 18 | CONFIG_TSEC2_MODE_RGMII=y |
Mario Six | 30915ab | 2019-01-21 09:17:57 +0100 | [diff] [blame] | 19 | CONFIG_BAT0=y |
| 20 | CONFIG_BAT0_NAME="DDR" |
| 21 | CONFIG_BAT0_BASE=0x00000000 |
| 22 | CONFIG_BAT0_LENGTH_256_MBYTES=y |
| 23 | CONFIG_BAT0_ACCESS_RW=y |
| 24 | CONFIG_BAT0_USER_MODE_VALID=y |
| 25 | CONFIG_BAT0_SUPERVISOR_MODE_VALID=y |
| 26 | CONFIG_BAT1=y |
| 27 | CONFIG_BAT1_NAME="PCI1_MEM" |
| 28 | CONFIG_BAT1_BASE=0x80000000 |
| 29 | CONFIG_BAT1_LENGTH_256_MBYTES=y |
| 30 | CONFIG_BAT1_ACCESS_RW=y |
| 31 | CONFIG_BAT1_USER_MODE_VALID=y |
| 32 | CONFIG_BAT1_SUPERVISOR_MODE_VALID=y |
| 33 | CONFIG_BAT2=y |
| 34 | CONFIG_BAT2_NAME="PCI1_MMIO_BASE" |
| 35 | CONFIG_BAT2_BASE=0x90000000 |
| 36 | CONFIG_BAT2_LENGTH_256_MBYTES=y |
| 37 | CONFIG_BAT2_ACCESS_RW=y |
| 38 | CONFIG_BAT2_ICACHE_INHIBITED=y |
| 39 | CONFIG_BAT2_ICACHE_GUARDED=y |
| 40 | CONFIG_BAT2_DCACHE_INHIBITED=y |
| 41 | CONFIG_BAT2_DCACHE_GUARDED=y |
| 42 | CONFIG_BAT2_USER_MODE_VALID=y |
| 43 | CONFIG_BAT2_SUPERVISOR_MODE_VALID=y |
| 44 | CONFIG_BAT5=y |
| 45 | CONFIG_BAT5_NAME="IMMR" |
| 46 | CONFIG_BAT5_BASE=0xE0000000 |
| 47 | CONFIG_BAT5_LENGTH_256_MBYTES=y |
| 48 | CONFIG_BAT5_ACCESS_RW=y |
| 49 | CONFIG_BAT5_ICACHE_INHIBITED=y |
| 50 | CONFIG_BAT5_ICACHE_GUARDED=y |
| 51 | CONFIG_BAT5_DCACHE_INHIBITED=y |
| 52 | CONFIG_BAT5_DCACHE_GUARDED=y |
| 53 | CONFIG_BAT5_USER_MODE_VALID=y |
| 54 | CONFIG_BAT5_SUPERVISOR_MODE_VALID=y |
| 55 | CONFIG_BAT6=y |
| 56 | CONFIG_BAT6_NAME="STACK_IN_DCACHE" |
| 57 | CONFIG_BAT6_BASE=0xF0000000 |
| 58 | CONFIG_BAT6_LENGTH_256_MBYTES=y |
| 59 | CONFIG_BAT6_ACCESS_RW=y |
| 60 | CONFIG_BAT6_ICACHE_GUARDED=y |
| 61 | CONFIG_BAT6_DCACHE_GUARDED=y |
| 62 | CONFIG_BAT6_USER_MODE_VALID=y |
| 63 | CONFIG_BAT6_SUPERVISOR_MODE_VALID=y |
Mario Six | 9c5df7a | 2019-01-21 09:17:58 +0100 | [diff] [blame] | 64 | CONFIG_NAND_LBLAWBAR_PRELIM_1=y |
| 65 | CONFIG_LBLAW0=y |
| 66 | CONFIG_LBLAW0_BASE=0xFE000000 |
| 67 | CONFIG_LBLAW0_NAME="FLASH" |
| 68 | CONFIG_LBLAW0_LENGTH_16_MBYTES=y |
| 69 | CONFIG_LBLAW1=y |
| 70 | CONFIG_LBLAW1_BASE=0xE2800000 |
| 71 | CONFIG_LBLAW1_NAME="NAND" |
| 72 | CONFIG_LBLAW1_LENGTH_32_KBYTES=y |
| 73 | CONFIG_LBLAW2=y |
| 74 | CONFIG_LBLAW2_BASE=0xF0000000 |
| 75 | CONFIG_LBLAW2_NAME="VSC7385" |
| 76 | CONFIG_LBLAW2_LENGTH_128_KBYTES=y |
| 77 | CONFIG_LBLAW3=y |
| 78 | CONFIG_LBLAW3_BASE=0xFA000000 |
| 79 | CONFIG_LBLAW3_NAME="BCSR" |
| 80 | CONFIG_LBLAW3_LENGTH_32_KBYTES=y |
Tom Rini | 344a0e4 | 2019-05-26 14:45:25 -0400 | [diff] [blame] | 81 | CONFIG_ELBC_BR_OR_NAND_PRELIM_0=y |
| 82 | CONFIG_ELBC_BR0_OR0=y |
| 83 | CONFIG_BR0_OR0_NAME="NAND" |
| 84 | CONFIG_BR0_OR0_BASE=0xE2800000 |
| 85 | CONFIG_BR0_ERRORCHECKING_BOTH=y |
| 86 | CONFIG_BR0_MACHINE_FCM=y |
| 87 | CONFIG_OR0_SCY_1=y |
| 88 | CONFIG_OR0_CSCT_8_CYCLE=y |
| 89 | CONFIG_OR0_CST_ONE_CLOCK=y |
| 90 | CONFIG_OR0_CHT_TWO_CLOCK=y |
| 91 | CONFIG_OR0_TRLX_RELAXED=y |
| 92 | CONFIG_OR0_EHTR_8_CYCLE=y |
| 93 | CONFIG_ELBC_BR1_OR1=y |
| 94 | CONFIG_BR1_OR1_NAME="FLASH" |
| 95 | CONFIG_BR1_OR1_BASE=0xFE000000 |
| 96 | CONFIG_BR1_PORTSIZE_16BIT=y |
| 97 | CONFIG_OR1_AM_8_MBYTES=y |
| 98 | CONFIG_OR1_SCY_9=y |
| 99 | CONFIG_OR1_XACS_EXTENDED=y |
| 100 | CONFIG_OR1_EHTR_1_CYCLE=y |
| 101 | CONFIG_OR1_EAD_EXTRA=y |
| 102 | CONFIG_ELBC_BR2_OR2=y |
| 103 | CONFIG_BR2_OR2_NAME="VSC7385" |
| 104 | CONFIG_BR2_OR2_BASE=0xF0000000 |
| 105 | CONFIG_OR2_AM_128_KBYTES=y |
| 106 | CONFIG_OR2_SCY_15=y |
| 107 | CONFIG_OR2_CSNT_EARLIER=y |
| 108 | CONFIG_OR2_XACS_EXTENDED=y |
| 109 | CONFIG_OR2_SETA_EXTERNAL=y |
| 110 | CONFIG_OR2_TRLX_RELAXED=y |
| 111 | CONFIG_OR2_EHTR_8_CYCLE=y |
| 112 | CONFIG_OR2_EAD_EXTRA=y |
| 113 | CONFIG_ELBC_BR3_OR3=y |
| 114 | CONFIG_BR3_OR3_NAME="BCSR" |
| 115 | CONFIG_BR3_OR3_BASE=0xFA000000 |
| 116 | CONFIG_OR3_SCY_15=y |
| 117 | CONFIG_OR3_CSNT_EARLIER=y |
| 118 | CONFIG_OR3_ACS_HALF_CYCLE_EARLIER=y |
| 119 | CONFIG_OR3_XACS_EXTENDED=y |
| 120 | CONFIG_OR3_TRLX_RELAXED=y |
| 121 | CONFIG_OR3_EHTR_8_CYCLE=y |
| 122 | CONFIG_OR3_EAD_EXTRA=y |
Mario Six | be5abb0 | 2019-01-21 09:18:09 +0100 | [diff] [blame] | 123 | CONFIG_HID0_FINAL_EMCP=y |
| 124 | CONFIG_HID0_FINAL_DPM=y |
| 125 | CONFIG_HID0_FINAL_ICE=y |
| 126 | CONFIG_HID2_HBE=y |
Mario Six | 73df96a | 2019-01-21 09:18:12 +0100 | [diff] [blame] | 127 | CONFIG_ACR_PIPE_DEP_4=y |
| 128 | CONFIG_ACR_RPTCNT_4=y |
Tom Rini | 344a0e4 | 2019-05-26 14:45:25 -0400 | [diff] [blame] | 129 | CONFIG_LCRR_EADC_1=y |
| 130 | CONFIG_LCRR_CLKDIV_4=y |
Simon Glass | 73223f0 | 2016-02-22 22:55:43 -0700 | [diff] [blame] | 131 | CONFIG_OF_BOARD_SETUP=y |
| 132 | CONFIG_OF_STDOUT_VIA_ALIAS=y |
Adam Ford | 5bbc265 | 2017-08-07 17:37:18 -0400 | [diff] [blame] | 133 | CONFIG_SYS_EXTRA_OPTIONS="SYS_66MHZ" |
Heiko Schocher | bb597c0 | 2016-06-07 08:31:14 +0200 | [diff] [blame] | 134 | CONFIG_BOOTDELAY=6 |
Adam Ford | 8ccf98b | 2018-07-29 13:13:29 -0500 | [diff] [blame] | 135 | CONFIG_MISC_INIT_R=y |
Mario Six | 02ddc14 | 2018-03-28 14:38:15 +0200 | [diff] [blame] | 136 | CONFIG_BOARD_EARLY_INIT_R=y |
Tom Rini | 75670c8 | 2018-02-06 12:15:38 -0500 | [diff] [blame] | 137 | # CONFIG_SPL_FRAMEWORK is not set |
Tom Rini | 358b6a2 | 2018-06-04 11:57:37 -0400 | [diff] [blame] | 138 | CONFIG_SPL_NAND_SUPPORT=y |
Tom Rini | adad96e | 2016-04-21 21:37:19 -0400 | [diff] [blame] | 139 | CONFIG_HUSH_PARSER=y |
Tuomas Tynkkynen | ad12dc1 | 2017-10-08 21:48:01 +0300 | [diff] [blame] | 140 | CONFIG_CMD_IMLS=y |
Thomas Chou | e4aa8ed | 2015-11-11 21:39:33 +0800 | [diff] [blame] | 141 | CONFIG_CMD_GPIO=y |
Tom Rini | 8866312 | 2017-08-14 19:58:53 -0400 | [diff] [blame] | 142 | CONFIG_CMD_I2C=y |
| 143 | CONFIG_CMD_NAND=y |
Simon Glass | 6500ec7 | 2017-08-04 16:34:34 -0600 | [diff] [blame] | 144 | CONFIG_CMD_PCI=y |
Joe Hershberger | ef0f2f5 | 2015-06-22 16:15:30 -0500 | [diff] [blame] | 145 | # CONFIG_CMD_SETEXPR is not set |
Tom Rini | 78d1e1d | 2016-04-22 16:41:25 -0400 | [diff] [blame] | 146 | CONFIG_CMD_DHCP=y |
Tom Rini | 89cb2b5 | 2016-04-24 17:29:26 -0400 | [diff] [blame] | 147 | CONFIG_CMD_MII=y |
Tom Rini | 78d1e1d | 2016-04-22 16:41:25 -0400 | [diff] [blame] | 148 | CONFIG_CMD_PING=y |
Chris Packham | c9032ce | 2017-04-29 15:20:28 +1200 | [diff] [blame] | 149 | CONFIG_CMD_DATE=y |
Tom Rini | d56b4b1 | 2017-07-22 18:36:16 -0400 | [diff] [blame] | 150 | CONFIG_CMD_MTDPARTS=y |
Tom Rini | 43ede0b | 2017-10-22 17:55:07 -0400 | [diff] [blame] | 151 | CONFIG_MTDIDS_DEFAULT="nand0=e2800000.flash" |
| 152 | CONFIG_MTDPARTS_DEFAULT="mtdparts=e2800000.flash:512k(uboot),128k(env),6m@1m(kernel),-(fs)" |
Adam Ford | e91907a | 2020-07-03 06:48:56 -0500 | [diff] [blame^] | 153 | CONFIG_ENV_OVERWRITE=y |
Maxime Ripard | fb69464 | 2018-01-23 21:17:01 +0100 | [diff] [blame] | 154 | # CONFIG_ENV_IS_IN_FLASH is not set |
Tom Rini | 5dc4dfd | 2017-08-28 07:16:32 -0400 | [diff] [blame] | 155 | CONFIG_ENV_IS_IN_NAND=y |
Tom Rini | cb6617a | 2019-11-10 11:28:03 -0500 | [diff] [blame] | 156 | CONFIG_SYS_REDUNDAND_ENVIRONMENT=y |
Tom Rini | 8d8ee47 | 2019-11-12 22:46:36 -0500 | [diff] [blame] | 157 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y |
Tom Rini | 8728c97 | 2017-03-13 13:48:42 -0400 | [diff] [blame] | 158 | # CONFIG_MMC is not set |
Tom Rini | 0cfccb5 | 2019-12-04 17:18:38 -0500 | [diff] [blame] | 159 | CONFIG_MTD=y |
Masahiro Yamada | e856bdc | 2017-02-11 22:43:54 +0900 | [diff] [blame] | 160 | CONFIG_MTD_NOR_FLASH=y |
Adam Ford | 2fe88d4 | 2018-10-14 15:10:50 -0500 | [diff] [blame] | 161 | CONFIG_FLASH_CFI_DRIVER=y |
| 162 | CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y |
| 163 | CONFIG_SYS_FLASH_PROTECTION=y |
| 164 | CONFIG_SYS_FLASH_CFI=y |
Miquel Raynal | 88718be | 2019-10-03 19:50:03 +0200 | [diff] [blame] | 165 | CONFIG_MTD_RAW_NAND=y |
Tom Rini | 306881a | 2020-04-24 15:35:53 -0400 | [diff] [blame] | 166 | CONFIG_PHY_ATHEROS=y |
| 167 | CONFIG_PHY_BROADCOM=y |
| 168 | CONFIG_PHY_DAVICOM=y |
| 169 | CONFIG_PHY_LXT=y |
Mario Six | a8ca5c8 | 2018-04-27 14:52:21 +0200 | [diff] [blame] | 170 | CONFIG_PHY_MARVELL=y |
Tom Rini | 306881a | 2020-04-24 15:35:53 -0400 | [diff] [blame] | 171 | CONFIG_PHY_NATSEMI=y |
| 172 | CONFIG_PHY_REALTEK=y |
| 173 | CONFIG_PHY_SMSC=y |
| 174 | CONFIG_PHY_VITESSE=y |
Mario Six | 1715105 | 2018-03-28 14:38:18 +0200 | [diff] [blame] | 175 | CONFIG_TSEC_ENET=y |
Thomas Chou | 9e39003 | 2015-11-19 21:48:14 +0800 | [diff] [blame] | 176 | CONFIG_SYS_NS16550=y |
Simon Glass | 69e173e | 2016-02-22 22:55:42 -0700 | [diff] [blame] | 177 | CONFIG_OF_LIBFDT=y |