blob: 832477f28100c627dbfec471afb718a1916e0615 [file] [log] [blame]
Kumar Gala86902b82006-01-12 19:51:38 -06001/*
Kim Phillips9993e192009-07-18 18:42:13 -05002 * Copyright (C) 2006-2009 Freescale Semiconductor, Inc.
3 *
Kumar Gala86902b82006-01-12 19:51:38 -06004 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 *
22 */
23
24#include <asm/mmu.h>
Ira W. Snyder162338e2008-08-22 11:00:13 -070025#include <asm/io.h>
Kumar Gala86902b82006-01-12 19:51:38 -060026#include <common.h>
Ira W. Snyder162338e2008-08-22 11:00:13 -070027#include <mpc83xx.h>
Kumar Gala86902b82006-01-12 19:51:38 -060028#include <pci.h>
Kumar Gala86902b82006-01-12 19:51:38 -060029#include <i2c.h>
Ira W. Snyder162338e2008-08-22 11:00:13 -070030#include <asm/fsl_i2c.h>
Kumar Gala86902b82006-01-12 19:51:38 -060031
Wolfgang Denkd87080b2006-03-31 18:32:53 +020032DECLARE_GLOBAL_DATA_PTR;
33
Ira W. Snyder162338e2008-08-22 11:00:13 -070034static struct pci_region pci1_regions[] = {
35 {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020036 bus_start: CONFIG_SYS_PCI1_MEM_BASE,
37 phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
38 size: CONFIG_SYS_PCI1_MEM_SIZE,
Ira W. Snyder162338e2008-08-22 11:00:13 -070039 flags: PCI_REGION_MEM | PCI_REGION_PREFETCH
Kumar Gala86902b82006-01-12 19:51:38 -060040 },
Ira W. Snyder162338e2008-08-22 11:00:13 -070041 {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020042 bus_start: CONFIG_SYS_PCI1_IO_BASE,
43 phys_start: CONFIG_SYS_PCI1_IO_PHYS,
44 size: CONFIG_SYS_PCI1_IO_SIZE,
Ira W. Snyder162338e2008-08-22 11:00:13 -070045 flags: PCI_REGION_IO
46 },
47 {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048 bus_start: CONFIG_SYS_PCI1_MMIO_BASE,
49 phys_start: CONFIG_SYS_PCI1_MMIO_PHYS,
50 size: CONFIG_SYS_PCI1_MMIO_SIZE,
Ira W. Snyder162338e2008-08-22 11:00:13 -070051 flags: PCI_REGION_MEM
52 },
53};
54
55#ifdef CONFIG_MPC83XX_PCI2
56static struct pci_region pci2_regions[] = {
57 {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058 bus_start: CONFIG_SYS_PCI2_MEM_BASE,
59 phys_start: CONFIG_SYS_PCI2_MEM_PHYS,
60 size: CONFIG_SYS_PCI2_MEM_SIZE,
Ira W. Snyder162338e2008-08-22 11:00:13 -070061 flags: PCI_REGION_MEM | PCI_REGION_PREFETCH
62 },
63 {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020064 bus_start: CONFIG_SYS_PCI2_IO_BASE,
65 phys_start: CONFIG_SYS_PCI2_IO_PHYS,
66 size: CONFIG_SYS_PCI2_IO_SIZE,
Ira W. Snyder162338e2008-08-22 11:00:13 -070067 flags: PCI_REGION_IO
68 },
69 {
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070 bus_start: CONFIG_SYS_PCI2_MMIO_BASE,
71 phys_start: CONFIG_SYS_PCI2_MMIO_PHYS,
72 size: CONFIG_SYS_PCI2_MMIO_SIZE,
Ira W. Snyder162338e2008-08-22 11:00:13 -070073 flags: PCI_REGION_MEM
74 },
Kumar Gala86902b82006-01-12 19:51:38 -060075};
76#endif
77
Ira W. Snyder447ad572008-08-22 11:00:15 -070078#ifndef CONFIG_PCISLAVE
Ira W. Snyder162338e2008-08-22 11:00:13 -070079void pib_init(void)
Kumar Gala86902b82006-01-12 19:51:38 -060080{
Ben Warren183da6d2006-09-12 10:15:53 -040081 u8 val8, orig_i2c_bus;
Kumar Gala86902b82006-01-12 19:51:38 -060082 /*
83 * Assign PIB PMC slot to desired PCI bus
84 */
Ben Warren183da6d2006-09-12 10:15:53 -040085 /* Switch temporarily to I2C bus #2 */
86 orig_i2c_bus = i2c_get_bus_num();
Wolfgang Denkdd520bf2006-11-30 18:02:20 +010087 i2c_set_bus_num(1);
Kumar Gala86902b82006-01-12 19:51:38 -060088
89 val8 = 0;
90 i2c_write(0x23, 0x6, 1, &val8, 1);
91 i2c_write(0x23, 0x7, 1, &val8, 1);
92 val8 = 0xff;
93 i2c_write(0x23, 0x2, 1, &val8, 1);
94 i2c_write(0x23, 0x3, 1, &val8, 1);
95
96 val8 = 0;
97 i2c_write(0x26, 0x6, 1, &val8, 1);
98 val8 = 0x34;
99 i2c_write(0x26, 0x7, 1, &val8, 1);
100#if defined(PCI_64BIT)
101 val8 = 0xf4; /* PMC2:PCI1/64-bit */
102#elif defined(PCI_ALL_PCI1)
103 val8 = 0xf3; /* PMC1:PCI1 PMC2:PCI1 PMC3:PCI1 */
104#elif defined(PCI_ONE_PCI1)
105 val8 = 0xf9; /* PMC1:PCI1 PMC2:PCI2 PMC3:PCI2 */
106#else
107 val8 = 0xf5; /* PMC1:PCI1 PMC2:PCI1 PMC3:PCI2 */
108#endif
109 i2c_write(0x26, 0x2, 1, &val8, 1);
110 val8 = 0xff;
111 i2c_write(0x26, 0x3, 1, &val8, 1);
112 val8 = 0;
113 i2c_write(0x27, 0x6, 1, &val8, 1);
114 i2c_write(0x27, 0x7, 1, &val8, 1);
115 val8 = 0xff;
116 i2c_write(0x27, 0x2, 1, &val8, 1);
117 val8 = 0xef;
118 i2c_write(0x27, 0x3, 1, &val8, 1);
119 asm("eieio");
120
121#if defined(PCI_64BIT)
122 printf("PCI1: 64-bit on PMC2\n");
123#elif defined(PCI_ALL_PCI1)
124 printf("PCI1: 32-bit on PMC1, PMC2, PMC3\n");
125#elif defined(PCI_ONE_PCI1)
126 printf("PCI1: 32-bit on PMC1\n");
127 printf("PCI2: 32-bit on PMC2, PMC3\n");
128#else
129 printf("PCI1: 32-bit on PMC1, PMC2\n");
130 printf("PCI2: 32-bit on PMC3\n");
131#endif
Ben Warren183da6d2006-09-12 10:15:53 -0400132 /* Reset to original I2C bus */
Timur Tabibe5e6182006-11-03 19:15:00 -0600133 i2c_set_bus_num(orig_i2c_bus);
Kumar Gala86902b82006-01-12 19:51:38 -0600134}
135
Ira W. Snyder162338e2008-08-22 11:00:13 -0700136void pci_init_board(void)
Kumar Gala86902b82006-01-12 19:51:38 -0600137{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138 volatile immap_t *immr = (volatile immap_t *)CONFIG_SYS_IMMR;
Ira W. Snyder162338e2008-08-22 11:00:13 -0700139 volatile clk83xx_t *clk = (volatile clk83xx_t *)&immr->clk;
140 volatile law83xx_t *pci_law = immr->sysconf.pcilaw;
141#ifndef CONFIG_MPC83XX_PCI2
142 struct pci_region *reg[] = { pci1_regions };
143#else
144 struct pci_region *reg[] = { pci1_regions, pci2_regions };
145#endif
Kumar Gala86902b82006-01-12 19:51:38 -0600146
Ira W. Snyder162338e2008-08-22 11:00:13 -0700147 /* initialize the PCA9555PW IO expander on the PIB board */
Kumar Gala86902b82006-01-12 19:51:38 -0600148 pib_init();
149
Ira W. Snyder162338e2008-08-22 11:00:13 -0700150 /* Enable all 8 PCI_CLK_OUTPUTS */
Kumar Gala86902b82006-01-12 19:51:38 -0600151 clk->occr = 0xff000000;
152 udelay(2000);
153
Ira W. Snyder162338e2008-08-22 11:00:13 -0700154 /* Configure PCI Local Access Windows */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR;
Kumar Gala86902b82006-01-12 19:51:38 -0600156 pci_law[0].ar = LAWAR_EN | LAWAR_SIZE_1G;
157
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158 pci_law[1].bar = CONFIG_SYS_PCI1_IO_PHYS & LAWBAR_BAR;
Kumar Gala8fe9bf62006-04-20 13:45:32 -0500159 pci_law[1].ar = LAWAR_EN | LAWAR_SIZE_4M;
Kumar Gala86902b82006-01-12 19:51:38 -0600160
Ira W. Snyder162338e2008-08-22 11:00:13 -0700161 udelay(2000);
Kumar Gala86902b82006-01-12 19:51:38 -0600162
Ira W. Snyder162338e2008-08-22 11:00:13 -0700163#ifndef CONFIG_MPC83XX_PCI2
Peter Tyser6aa3d3b2010-09-14 19:13:50 -0500164 mpc83xx_pci_init(1, reg);
Ira W. Snyder162338e2008-08-22 11:00:13 -0700165#else
Peter Tyser6aa3d3b2010-09-14 19:13:50 -0500166 mpc83xx_pci_init(2, reg);
Kumar Gala86902b82006-01-12 19:51:38 -0600167#endif
Kumar Gala86902b82006-01-12 19:51:38 -0600168}
Kumar Gala8fe9bf62006-04-20 13:45:32 -0500169
Ira W. Snyder447ad572008-08-22 11:00:15 -0700170#else
171void pci_init_board(void)
172{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173 volatile immap_t *immr = (volatile immap_t *)CONFIG_SYS_IMMR;
Ira W. Snyder447ad572008-08-22 11:00:15 -0700174 volatile law83xx_t *pci_law = immr->sysconf.pcilaw;
175 volatile pcictrl83xx_t *pci_ctrl = &immr->pci_ctrl[0];
176 struct pci_region *reg[] = { pci1_regions };
177
Ira W. Snyder447ad572008-08-22 11:00:15 -0700178 /* Configure PCI Local Access Windows */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179 pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR;
Ira W. Snyder447ad572008-08-22 11:00:15 -0700180 pci_law[0].ar = LAWAR_EN | LAWAR_SIZE_1G;
181
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200182 pci_law[1].bar = CONFIG_SYS_PCI1_IO_PHYS & LAWBAR_BAR;
Ira W. Snyder447ad572008-08-22 11:00:15 -0700183 pci_law[1].ar = LAWAR_EN | LAWAR_SIZE_4M;
184
Peter Tyser6aa3d3b2010-09-14 19:13:50 -0500185 mpc83xx_pci_init(1, reg);
Ira W. Snyder447ad572008-08-22 11:00:15 -0700186
187 /* Configure PCI Inbound Translation Windows (3 1MB windows) */
188 pci_ctrl->pitar0 = 0x0;
189 pci_ctrl->pibar0 = 0x0;
190 pci_ctrl->piwar0 = PIWAR_EN | PIWAR_PF | PIWAR_RTT_SNOOP |
191 PIWAR_WTT_SNOOP | PIWAR_IWS_1M;
192
193 pci_ctrl->pitar1 = 0x0;
194 pci_ctrl->pibar1 = 0x0;
195 pci_ctrl->piebar1 = 0x0;
196 pci_ctrl->piwar1 = PIWAR_EN | PIWAR_PF | PIWAR_RTT_SNOOP |
197 PIWAR_WTT_SNOOP | PIWAR_IWS_1M;
198
199 pci_ctrl->pitar2 = 0x0;
200 pci_ctrl->pibar2 = 0x0;
201 pci_ctrl->piebar2 = 0x0;
202 pci_ctrl->piwar2 = PIWAR_EN | PIWAR_PF | PIWAR_RTT_SNOOP |
203 PIWAR_WTT_SNOOP | PIWAR_IWS_1M;
204
205 /* Unlock the configuration bit */
206 mpc83xx_pcislave_unlock(0);
207 printf("PCI: Agent mode enabled\n");
208}
209#endif /* CONFIG_PCISLAVE */