blob: e9e3b27f36355c43ae1cd0d3667abbe24c30921b [file] [log] [blame]
Fabio Estevam7891e252012-09-13 03:18:20 +00001/*
2 * Copyright (C) 2012 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX6Q SabreSD board.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Fabio Estevam7891e252012-09-13 03:18:20 +00007 */
8
Fabio Estevambcfc7112012-09-24 08:09:32 +00009#ifndef __MX6QSABRESD_CONFIG_H
10#define __MX6QSABRESD_CONFIG_H
Fabio Estevam7891e252012-09-13 03:18:20 +000011
John Tobias15582002014-11-12 14:27:44 -080012#ifdef CONFIG_SPL
13#define CONFIG_SPL_LIBCOMMON_SUPPORT
14#define CONFIG_SPL_MMC_SUPPORT
15#include "imx6_spl.h"
16#endif
17
Fabio Estevam7891e252012-09-13 03:18:20 +000018#define CONFIG_MACH_TYPE 3980
Fabio Estevambcfc7112012-09-24 08:09:32 +000019#define CONFIG_MXC_UART_BASE UART1_BASE
Otavio Salvador51535d92012-09-26 11:37:01 +000020#define CONFIG_CONSOLE_DEV "ttymxc0"
Otavio Salvador903e7792012-10-02 09:22:10 +000021#define CONFIG_MMCROOT "/dev/mmcblk1p2"
Fabio Estevambcfc7112012-09-24 08:09:32 +000022#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
Fabio Estevam7891e252012-09-13 03:18:20 +000023
Otavio Salvador03ce3302014-01-06 13:27:20 -020024#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
25
Pierre Aubertc1747972013-06-04 09:00:15 +020026#include "mx6sabre_common.h"
Otavio Salvador51535d92012-09-26 11:37:01 +000027
Shawn Guode7d02a2012-12-30 14:14:59 +000028#define CONFIG_SYS_FSL_USDHC_NUM 3
29#if defined(CONFIG_ENV_IS_IN_MMC)
Fabio Estevamacbb4452013-01-10 09:00:53 +000030#define CONFIG_SYS_MMC_ENV_DEV 1 /* SDHC3 */
Shawn Guode7d02a2012-12-30 14:14:59 +000031#endif
32
Marek Vasute919aa22014-03-23 22:45:41 +010033#define CONFIG_CMD_PCI
34#ifdef CONFIG_CMD_PCI
35#define CONFIG_PCI
36#define CONFIG_PCI_PNP
37#define CONFIG_PCI_SCAN_SHOW
38#define CONFIG_PCIE_IMX
39#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
40#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(3, 19)
41#endif
42
Fabio Estevam66ca09f2014-05-09 13:15:42 -030043/* I2C Configs */
44#define CONFIG_CMD_I2C
45#define CONFIG_SYS_I2C
46#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +020047#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
48#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -070049#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Fabio Estevam66ca09f2014-05-09 13:15:42 -030050#define CONFIG_SYS_I2C_SPEED 100000
51
52/* PMIC */
53#define CONFIG_POWER
54#define CONFIG_POWER_I2C
55#define CONFIG_POWER_PFUZE100
56#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
57
Peng Fan5a3d63c2014-12-02 09:55:27 +080058/* USB Configs */
59#define CONFIG_CMD_USB
60#ifdef CONFIG_CMD_USB
61#define CONFIG_USB_EHCI
62#define CONFIG_USB_EHCI_MX6
63#define CONFIG_USB_STORAGE
64#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
65#define CONFIG_USB_HOST_ETHER
66#define CONFIG_USB_ETHER_ASIX
67#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
68#define CONFIG_MXC_USB_FLAGS 0
69#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 /* Enabled USB controller number */
70#endif
71
Fabio Estevambcfc7112012-09-24 08:09:32 +000072#endif /* __MX6QSABRESD_CONFIG_H */