blob: e3344e9e85166e52b9be5f5d3e2a47c609f33b87 [file] [log] [blame]
Aubrey.Li3f0606a2007-03-09 13:38:44 +08001/*
2 * U-boot - Configuration file for BF533 STAMP board
3 */
4
Mike Frysingercf6f4692008-06-01 09:09:48 -04005#ifndef __CONFIG_BF533_STAMP_H__
6#define __CONFIG_BF533_STAMP_H__
Aubrey.Li3f0606a2007-03-09 13:38:44 +08007
Mike Frysingerf348ab82009-04-24 17:22:40 -04008#include <asm/config-pre.h>
Mike Frysingerf7ce12c2008-02-18 05:26:48 -05009
Aubrey.Li3f0606a2007-03-09 13:38:44 +080010
Aubrey.Li3f0606a2007-03-09 13:38:44 +080011/*
Mike Frysingercf6f4692008-06-01 09:09:48 -040012 * Processor Settings
Aubrey.Li3f0606a2007-03-09 13:38:44 +080013 */
Mike Frysingerfbcf8e82010-12-23 14:58:37 -050014#define CONFIG_BFIN_CPU bf533-0.3
Mike Frysingercf6f4692008-06-01 09:09:48 -040015#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
16
17
18/*
19 * Clock Settings
20 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
21 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
22 */
23/* CONFIG_CLKIN_HZ is any value in Hz */
24#define CONFIG_CLKIN_HZ 11059200
25/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
26/* 1 = CLKIN / 2 */
27#define CONFIG_CLKIN_HALF 0
28/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
29/* 1 = bypass PLL */
30#define CONFIG_PLL_BYPASS 0
31/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
32/* Values can range from 0-63 (where 0 means 64) */
Mike Frysinger9f64ba22008-10-12 23:49:13 -040033#define CONFIG_VCO_MULT 45
Mike Frysingercf6f4692008-06-01 09:09:48 -040034/* CCLK_DIV controls the core clock divider */
35/* Values can be 1, 2, 4, or 8 ONLY */
36#define CONFIG_CCLK_DIV 1
37/* SCLK_DIV controls the system clock divider */
38/* Values can range from 1-15 */
Mike Frysingerbaf35702009-07-10 10:42:06 -040039#define CONFIG_SCLK_DIV 6 /* note: 1.2 boards can go faster */
Mike Frysingercf6f4692008-06-01 09:09:48 -040040
41
42/*
43 * Memory Settings
44 */
45#define CONFIG_MEM_ADD_WDTH 11
46#define CONFIG_MEM_SIZE 128
47
48#define CONFIG_EBIU_SDRRC_VAL 0x268
49#define CONFIG_EBIU_SDGCTL_VAL 0x911109
50
51#define CONFIG_EBIU_AMGCTL_VAL 0xFF
52#define CONFIG_EBIU_AMBCTL0_VAL 0xBBC3BBC3
53#define CONFIG_EBIU_AMBCTL1_VAL 0x99B39983
54
55#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
56#define CONFIG_SYS_MALLOC_LEN (384 * 1024)
57
58
59/*
60 * Network Settings
61 */
62#define ADI_CMDS_NETWORK 1
Ben Warren7194ab82009-10-04 22:37:03 -070063#define CONFIG_SMC91111 1
Aubrey Li8db13d62007-03-10 23:49:29 +080064#define CONFIG_SMC91111_BASE 0x20300300
Mike Frysingercf6f4692008-06-01 09:09:48 -040065#define SMC91111_EEPROM_INIT() \
66 do { \
Ben Warren7194ab82009-10-04 22:37:03 -070067 bfin_write_FIO_DIR(bfin_read_FIO_DIR() | PF1 | PF0); \
68 bfin_write_FIO_FLAG_C(PF1); \
69 bfin_write_FIO_FLAG_S(PF0); \
Mike Frysingercf6f4692008-06-01 09:09:48 -040070 SSYNC(); \
71 } while (0)
72#define CONFIG_HOSTNAME bf533-stamp
73/* Uncomment next line to use fixed MAC address */
74/* #define CONFIG_ETHADDR 02:80:ad:20:31:b8 */
Aubrey.Li3f0606a2007-03-09 13:38:44 +080075
Aubrey.Li3f0606a2007-03-09 13:38:44 +080076
77/*
Mike Frysingercf6f4692008-06-01 09:09:48 -040078 * Flash Settings
Aubrey.Li3f0606a2007-03-09 13:38:44 +080079 */
Mike Frysingercf6f4692008-06-01 09:09:48 -040080#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081#define CONFIG_SYS_FLASH_BASE 0x20000000
Mike Frysingercf6f4692008-06-01 09:09:48 -040082#define CONFIG_SYS_FLASH_CFI
83#define CONFIG_SYS_FLASH_CFI_AMD_RESET
84#define CONFIG_SYS_MAX_FLASH_BANKS 1
85#define CONFIG_SYS_MAX_FLASH_SECT 67
Aubrey.Li3f0606a2007-03-09 13:38:44 +080086
Mike Frysingercf6f4692008-06-01 09:09:48 -040087
88/*
89 * SPI Settings
90 */
91#define CONFIG_BFIN_SPI
92#define CONFIG_ENV_SPI_MAX_HZ 30000000
Mike Frysingerafac8b02009-06-14 22:29:35 -040093#define CONFIG_SF_DEFAULT_SPEED 30000000
Mike Frysingercf6f4692008-06-01 09:09:48 -040094#define CONFIG_SPI_FLASH
Mike Frysingerf4532202010-09-19 16:26:55 -040095#define CONFIG_SPI_FLASH_ALL
Mike Frysingercf6f4692008-06-01 09:09:48 -040096
97
98/*
99 * Env Storage Settings
100 */
Mike Frysinger9171fc82008-03-30 15:46:13 -0400101#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)
Mike Frysingercf6f4692008-06-01 09:09:48 -0400102#define CONFIG_ENV_IS_IN_SPI_FLASH
Vivi Libc43a8d2009-06-12 10:53:22 +0000103#define CONFIG_ENV_OFFSET 0x10000
Mike Frysingercf6f4692008-06-01 09:09:48 -0400104#define CONFIG_ENV_SIZE 0x2000
Vivi Libc43a8d2009-06-12 10:53:22 +0000105#define CONFIG_ENV_SECT_SIZE 0x10000
Mike Frysinger9171fc82008-03-30 15:46:13 -0400106#else
Mike Frysingercf6f4692008-06-01 09:09:48 -0400107#define CONFIG_ENV_IS_IN_FLASH
108#define CONFIG_ENV_OFFSET 0x4000
109#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
110#define CONFIG_ENV_SIZE 0x2000
111#define CONFIG_ENV_SECT_SIZE 0x2000
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800112#endif
Mike Frysingercf6f4692008-06-01 09:09:48 -0400113#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS)
114#define ENV_IS_EMBEDDED
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800115#else
Mike Frysinger76d82182009-07-21 22:17:36 -0400116#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800117#endif
Mike Frysinger9ff67e52009-06-14 06:29:07 -0400118#ifdef ENV_IS_EMBEDDED
119/* WARNING - the following is hand-optimized to fit within
120 * the sector before the environment sector. If it throws
121 * an error during compilation remove an object here to get
122 * it linked after the configuration sector.
123 */
124# define LDS_BOARD_TEXT \
Mike Frysingerc70e7dd2010-11-19 19:28:56 -0500125 arch/blackfin/lib/libblackfin.o (.text*); \
126 arch/blackfin/cpu/libblackfin.o (.text*); \
Mike Frysinger9ff67e52009-06-14 06:29:07 -0400127 . = DEFINED(env_offset) ? env_offset : .; \
Mike Frysingerc70e7dd2010-11-19 19:28:56 -0500128 common/env_embedded.o (.text*);
Mike Frysinger9ff67e52009-06-14 06:29:07 -0400129#endif
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800130
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800131
Jon Loeligerba2351f2007-07-04 22:31:49 -0500132/*
Mike Frysingercf6f4692008-06-01 09:09:48 -0400133 * I2C Settings
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800134 */
Mike Frysingercf6f4692008-06-01 09:09:48 -0400135#define CONFIG_SOFT_I2C
Mike Frysingerbeb60e72010-06-08 16:22:44 -0400136#define CONFIG_SOFT_I2C_GPIO_SCL GPIO_PF3
137#define CONFIG_SOFT_I2C_GPIO_SDA GPIO_PF2
Mike Frysingercf6f4692008-06-01 09:09:48 -0400138
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800139
140/*
Mike Frysingercf6f4692008-06-01 09:09:48 -0400141 * Compact Flash / IDE / ATA Settings
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800142 */
143
144/* Enabled below option for CF support */
Mike Frysingercf6f4692008-06-01 09:09:48 -0400145/* #define CONFIG_STAMP_CF */
146#if defined(CONFIG_STAMP_CF)
147#define CONFIG_MISC_INIT_R
Aubrey Li8db13d62007-03-10 23:49:29 +0800148#define CONFIG_DOS_PARTITION 1
Aubrey Li8db13d62007-03-10 23:49:29 +0800149#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
150#undef CONFIG_IDE_LED /* no led for ide supported */
151#undef CONFIG_IDE_RESET /* no reset for ide supported */
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800152
Mike Frysingercf6f4692008-06-01 09:09:48 -0400153#define CONFIG_SYS_IDE_MAXBUS 1
154#define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS * 1)
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800155
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#define CONFIG_SYS_ATA_BASE_ADDR 0x20200000
157#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800158
Mike Frysingercf6f4692008-06-01 09:09:48 -0400159#define CONFIG_SYS_ATA_DATA_OFFSET 0x0020 /* data I/O */
160#define CONFIG_SYS_ATA_REG_OFFSET 0x0020 /* normal register accesses */
161#define CONFIG_SYS_ATA_ALT_OFFSET 0x0007 /* alternate registers */
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800162
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_ATA_STRIDE 2
Mike Frysingercf6f4692008-06-01 09:09:48 -0400164
165#undef CONFIG_EBIU_AMBCTL1_VAL
166#define CONFIG_EBIU_AMBCTL1_VAL 0x99B3ffc2
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800167#endif
168
Mike Frysingercf6f4692008-06-01 09:09:48 -0400169
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800170/*
Mike Frysingercf6f4692008-06-01 09:09:48 -0400171 * Misc Settings
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800172 */
Mike Frysingercf6f4692008-06-01 09:09:48 -0400173#define CONFIG_RTC_BFIN
174#define CONFIG_UART_CONSOLE 0
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800175
Mike Frysingercf6f4692008-06-01 09:09:48 -0400176/* FLASH/ETHERNET uses the same async bank */
177#define SHARED_RESOURCES 1
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800178
Mike Frysinger23fd9592008-10-11 22:40:22 -0400179/* define to enable boot progress via leds */
180/* #define CONFIG_SHOW_BOOT_PROGRESS */
181
182/* define to enable run status via led */
183/* #define CONFIG_STATUS_LED */
184#ifdef CONFIG_STATUS_LED
Mike Frysingera84774f2010-06-02 05:12:11 -0400185#define CONFIG_GPIO_LED
Mike Frysinger23fd9592008-10-11 22:40:22 -0400186#define CONFIG_BOARD_SPECIFIC_LED
Mike Frysingera84774f2010-06-02 05:12:11 -0400187/* use LED0 to indicate booting/alive */
Mike Frysinger23fd9592008-10-11 22:40:22 -0400188#define STATUS_LED_BOOT 0
Mike Frysingera84774f2010-06-02 05:12:11 -0400189#define STATUS_LED_BIT GPIO_PF2
Mike Frysinger23fd9592008-10-11 22:40:22 -0400190#define STATUS_LED_STATE STATUS_LED_ON
191#define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 4)
Mike Frysingera84774f2010-06-02 05:12:11 -0400192/* use LED1 to indicate crash */
Mike Frysinger23fd9592008-10-11 22:40:22 -0400193#define STATUS_LED_CRASH 1
Mike Frysingera84774f2010-06-02 05:12:11 -0400194#define STATUS_LED_BIT1 GPIO_PF3
Mike Frysinger23fd9592008-10-11 22:40:22 -0400195#define STATUS_LED_STATE1 STATUS_LED_ON
196#define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2)
Mike Frysingera84774f2010-06-02 05:12:11 -0400197/* #define STATUS_LED_BIT2 GPIO_PF4 */
Mike Frysinger23fd9592008-10-11 22:40:22 -0400198#endif
199
Mike Frysingercf6f4692008-06-01 09:09:48 -0400200/* define to enable splash screen support */
201/* #define CONFIG_VIDEO */
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800202
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800203
204/*
Mike Frysingercf6f4692008-06-01 09:09:48 -0400205 * Pull in common ADI header for remaining command/environment setup
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800206 */
Mike Frysingercf6f4692008-06-01 09:09:48 -0400207#include <configs/bfin_adi_common.h>
Mike Frysinger9171fc82008-03-30 15:46:13 -0400208
Aubrey.Li3f0606a2007-03-09 13:38:44 +0800209#endif