blob: 56bd7f87d1536a1eb37dbc6aeec68f65c85cc6e1 [file] [log] [blame]
Haavard Skinnemoen6b443942007-04-14 17:11:49 +02001/*
2 * Copyright (C) 2006 Atmel Corporation
3 *
4 * Configuration settings for the AVR32 Network Gateway
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Haavard Skinnemoen6b443942007-04-14 17:11:49 +02007 */
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
Andreas Bießmann5d73bc72010-11-04 23:15:30 +000011#include <asm/arch/hardware.h>
Haavard Skinnemoena23e2772008-05-19 11:36:28 +020012
Andreas Bießmannb78431a2011-04-18 04:12:35 +000013#define CONFIG_AT32AP
14#define CONFIG_AT32AP7000
15#define CONFIG_ATNGW100
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020016
Andreas Bießmannfb1e3eb2015-05-23 23:09:15 +020017#define CONFIG_SYS_GENERIC_BOARD
18#define CONFIG_BOARD_EARLY_INIT_F
19#define CONFIG_BOARD_EARLY_INIT_R
20
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020021/*
22 * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
23 * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
24 * and the PBA bus to run at 1/4 the PLL frequency.
25 */
Andreas Bießmannb78431a2011-04-18 04:12:35 +000026#define CONFIG_PLL
27#define CONFIG_SYS_POWER_MANAGER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020028#define CONFIG_SYS_OSC0_HZ 20000000
29#define CONFIG_SYS_PLL0_DIV 1
30#define CONFIG_SYS_PLL0_MUL 7
31#define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
32#define CONFIG_SYS_CLKDIV_CPU 0
33#define CONFIG_SYS_CLKDIV_HSB 1
34#define CONFIG_SYS_CLKDIV_PBA 2
35#define CONFIG_SYS_CLKDIV_PBB 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020036
Haavard Skinnemoen1f36f732010-08-12 13:52:54 +070037/* Reserve VM regions for SDRAM and NOR flash */
38#define CONFIG_SYS_NR_VM_REGIONS 2
39
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020040/*
41 * The PLLOPT register controls the PLL like this:
42 * icp = PLLOPT<2>
43 * ivco = PLLOPT<1:0>
44 *
45 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
46 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020047#define CONFIG_SYS_PLL0_OPT 0x04
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020048
Andreas Bießmannf4278b72010-11-04 23:15:31 +000049#define CONFIG_USART_BASE ATMEL_BASE_USART1
50#define CONFIG_USART_ID 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020051/* User serviceable stuff */
Andreas Bießmannb78431a2011-04-18 04:12:35 +000052#define CONFIG_DOS_PARTITION
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020053
Andreas Bießmannb78431a2011-04-18 04:12:35 +000054#define CONFIG_CMDLINE_TAG
55#define CONFIG_SETUP_MEMORY_TAGS
56#define CONFIG_INITRD_TAG
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020057
58#define CONFIG_STACKSIZE (2048)
59
60#define CONFIG_BAUDRATE 115200
61#define CONFIG_BOOTARGS \
62 "console=ttyS0 root=/dev/mtdblock1 rootfstype=jffs2"
63#define CONFIG_BOOTCOMMAND \
64 "fsload; bootm"
65
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020066#define CONFIG_BOOTDELAY 1
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020067
68/*
69 * After booting the board for the first time, new ethernet addresses
70 * should be generated and assigned to the environment variables
71 * "ethaddr" and "eth1addr". This is normally done during production.
72 */
Andreas Bießmannb78431a2011-04-18 04:12:35 +000073#define CONFIG_OVERWRITE_ETHADDR_ONCE
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020074
75/*
76 * BOOTP/DHCP options
77 */
78#define CONFIG_BOOTP_SUBNETMASK
79#define CONFIG_BOOTP_GATEWAY
80
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020081/*
82 * Command line configuration.
83 */
84#include <config_cmd_default.h>
85
86#define CONFIG_CMD_ASKENV
87#define CONFIG_CMD_DHCP
88#define CONFIG_CMD_EXT2
89#define CONFIG_CMD_FAT
90#define CONFIG_CMD_JFFS2
91#define CONFIG_CMD_MMC
Haavard Skinnemoen5f723a32008-06-20 10:41:05 +020092#define CONFIG_CMD_SF
93#define CONFIG_CMD_SPI
David Brownell55ac7a72008-02-22 12:54:39 -080094
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020095#undef CONFIG_CMD_FPGA
96#undef CONFIG_CMD_SETGETDCR
Wolfgang Denk74de7ae2009-04-01 23:34:12 +020097#undef CONFIG_CMD_SOURCE
David Brownell55ac7a72008-02-22 12:54:39 -080098#undef CONFIG_CMD_XIMG
Haavard Skinnemoen6b443942007-04-14 17:11:49 +020099
Andreas Bießmannb78431a2011-04-18 04:12:35 +0000100#define CONFIG_ATMEL_USART
101#define CONFIG_MACB
102#define CONFIG_PORTMUX_PIO
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200103#define CONFIG_SYS_NR_PIOS 5
Andreas Bießmannb78431a2011-04-18 04:12:35 +0000104#define CONFIG_SYS_HSDRAMC
105#define CONFIG_MMC
Sven Schnelle72fa4672011-10-21 14:49:25 +0200106#define CONFIG_GENERIC_ATMEL_MCI
107#define CONFIG_GENERIC_MMC
Andreas Bießmannb78431a2011-04-18 04:12:35 +0000108#define CONFIG_ATMEL_SPI
Haavard Skinnemoen5f723a32008-06-20 10:41:05 +0200109
Andreas Bießmannb78431a2011-04-18 04:12:35 +0000110#define CONFIG_SPI_FLASH
111#define CONFIG_SPI_FLASH_ATMEL
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200112
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113#define CONFIG_SYS_DCACHE_LINESZ 32
114#define CONFIG_SYS_ICACHE_LINESZ 32
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200115
116#define CONFIG_NR_DRAM_BANKS 1
117
Andreas Bießmannb78431a2011-04-18 04:12:35 +0000118#define CONFIG_SYS_FLASH_CFI
119#define CONFIG_FLASH_CFI_DRIVER
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200120
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121#define CONFIG_SYS_FLASH_BASE 0x00000000
122#define CONFIG_SYS_FLASH_SIZE 0x800000
123#define CONFIG_SYS_MAX_FLASH_BANKS 1
124#define CONFIG_SYS_MAX_FLASH_SECT 135
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200125
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Andreas Bießmannda484372011-04-18 04:12:43 +0000127#define CONFIG_SYS_TEXT_BASE 0x00000000
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200128
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
130#define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
131#define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200132
Andreas Bießmannb78431a2011-04-18 04:12:35 +0000133#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200134#define CONFIG_ENV_SIZE 65536
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200136
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200138
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_MALLOC_LEN (256*1024)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200140
141/* Allow 4MB for the kernel run-time image */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
143#define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200144
145/* Other configuration settings that shouldn't have to change all that often */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#define CONFIG_SYS_PROMPT "U-Boot> "
147#define CONFIG_SYS_CBSIZE 256
148#define CONFIG_SYS_MAXARGS 16
149#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Andreas Bießmannb78431a2011-04-18 04:12:35 +0000150#define CONFIG_SYS_LONGHELP
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200151
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152#define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE
153#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
Haavard Skinnemoen2bcacc22007-11-22 16:51:39 +0100154
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
Haavard Skinnemoen6b443942007-04-14 17:11:49 +0200156
157#endif /* __CONFIG_H */