Add external debug interrupt at debug level (break-in/break-out)
This capability enables one Xtensa processor to selectively communicate a break to other Xtensa processors in a multiple-processor system. Refer to the appropriate Xtensa Microprocessor Data Book for more detail.