Width of Data Memory/Cache Interface

Width of interface to Data RAM, ROM, XLMI, Data Cache

Width of Data Memory/Cache interface
64

The maximum width of data for a load or store instruction. Core instructions are 32 bits or less; TIE instructions can access up to this width in a single operation. Most Cadence DSP coprocessors make heavy use of wide loads and stores.