Gates the Addr and WrData inputs to the memories
Allows the insertion of data gates on the outbound address and data lines of both instruction and data memories, saving idle-cycle memory dynamic power. Memory data gating applies to all configured memories equally.