The Xtensa processor can optionally be configured to use asynchronous reset registers. In the default case (synchronous), the BReset input is used to synchronously reset flip-flops in the processor core. If this option is selected, then the BReset input is used to asynchronously reset flip-flops in the processor core.