| commit | 04f3da393667b094adc4fef37db71c7327d5ed7d | [log] [tgz] |
|---|---|---|
| author | Kotaro Hayashi <hayashi.kotaro@socionext.com> | Tue Feb 14 11:39:14 2017 +0900 |
| committer | Masahiro Yamada <yamada.masahiro@socionext.com> | Thu Feb 23 08:37:56 2017 +0900 |
| tree | c0e57e4a87166c89e4d1053edacecf85ffb00e0f | |
| parent | dd38374d2f1d89fb34d4c544f558537db1966a33 [diff] |
ARM: uniphier: add DRAM PHY clock duty adjustment for LD20 SoC If the DRAM clock duty does not meet the allowable tolerance, it is marked in an efuse register. If the register is fused, the boot code should compensate for the DRAM clock duty error. Signed-off-by: Kotaro Hayashi <hayashi.kotaro@socionext.com> [masahiro: simplify code, add git-log] Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>