| commit | ea7d3eec1e6e6541db68bf48a1314410e06cd9de | [log] [tgz] |
|---|---|---|
| author | Francesco Dolcini <francesco.dolcini@toradex.com> | Tue Feb 13 17:00:03 2024 +0100 |
| committer | Tom Rini <trini@konsulko.com> | Tue Feb 13 15:38:49 2024 -0500 |
| tree | 4a641d6853dd8dd7fd7586b6be8d67c418717204 | |
| parent | e761035b64235db8930eb15d2703dc3f43e99224 [diff] |
Revert "board: verdin-am62: set cpu core voltage depending on speed grade" This reverts commit d2099587d661c6ca2309256c0e04c06e26c8d34c. According to TI changing the VDD_CORE while the SoC is running is not allowed, the voltage must be set before the AM62 device reset is released, revert this change therefore. The correct solution would be to program the PMIC during manufactoring according to the speed grade of the SoC. Link: https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1318338/am623-booting-from-mmc-failed-after-lowering-vdd_core-to-0-75v/5036508#5036508 Fixes: d2099587d661 ("board: verdin-am62: set cpu core voltage depending on speed grade") Signed-off-by: Francesco Dolcini <francesco.dolcini@toradex.com>