Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 066640f3b8aec1d8463e0489cd489048996fd01d / . / configs / clearfog_defconfig
blob: f91942865a3b508cb1f7f02ccdbcf34e30f0600a [file] [log] [blame]
Stefan Roese0299c902015-10-20 15:14:47 +0200[diff] [blame]1CONFIG_ARM=y
Adam Ford1bf33012019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Tom Rinif1cd6962018-11-16 13:32:59 -0500[diff] [blame]3CONFIG_SYS_THUMB_BUILD=y
Stefan Roese0299c902015-10-20 15:14:47 +0200[diff] [blame]4CONFIG_ARCH_MVEBU=y
Simon Glass98463902022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x00800000
Simon Glass77d2f7f2016-09-12 23:18:41 -0600[diff] [blame]6CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glasscc4288e2016-09-12 23:18:43 -0600[diff] [blame]7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=2
Stefan Roese0299c902015-10-20 15:14:47 +0200[diff] [blame]9CONFIG_TARGET_CLEARFOG=y
Baruch Siachca1a4c82018-06-18 21:56:25 +0300[diff] [blame]10CONFIG_MVEBU_SPL_BOOT_DEVICE_MMC=y
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="armada-388-clearfog"
Tom Rinic5a6e9f2020-07-06 13:54:25 -0400[diff] [blame]12CONFIG_SPL_TEXT_BASE=0x40000030
Simon Glass2a736062021-08-08 12:20:12 -0600[diff] [blame]13CONFIG_SPL_SERIAL=y
Tom Rinic9542ea2018-04-07 20:27:54 -0400[diff] [blame]14CONFIG_SPL=y
Pali Rohár5be17282022-05-09 20:17:07 +0200[diff] [blame]15CONFIG_DEBUG_UART_BASE=0xf1012000
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]16CONFIG_DEBUG_UART_CLOCK=250000000
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]17CONFIG_SYS_LOAD_ADDR=0x800000
Tom Rinifb82fe32017-06-19 09:47:40 -0400[diff] [blame]18CONFIG_DEBUG_UART=y
Stefan Roese170aca22019-05-03 08:42:17 +0200[diff] [blame]19CONFIG_AHCI=y
Patrick Wildtf3d9ec22017-05-10 15:12:34 +0200[diff] [blame]20CONFIG_DISTRO_DEFAULTS=y
Tom Rinieaf6ea62022-05-25 12:16:03 -0400[diff] [blame]21CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
22CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xff0000
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]23CONFIG_BOOTDELAY=3
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]24CONFIG_USE_PREBOOT=y
Simon Glassf3f3eff2016-10-17 20:13:00 -0600[diff] [blame]25CONFIG_SYS_CONSOLE_INFO_QUIET=y
Lokesh Vutla84351792016-10-11 21:33:46 -0400[diff] [blame]26# CONFIG_DISPLAY_BOARDINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]27CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]28CONFIG_SPL_MAX_SIZE=0x22fd0
Tom Rini6600b352022-05-27 10:19:45 -0400[diff] [blame]29CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
30CONFIG_SPL_BSS_START_ADDR=0x40023000
Tom Rini9b5f9ae2022-05-19 15:09:22 -0400[diff] [blame]31CONFIG_SPL_BSS_MAX_SIZE=0x4000
Tom Rini66bda092022-05-20 12:36:05 -0400[diff] [blame]32CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Tom Rinif113d7d2022-05-26 13:13:21 -0400[diff] [blame]33# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
34CONFIG_SPL_STACK=0x4002c000
Simon Glass975e7cf2021-07-10 21:14:36 -0600[diff] [blame]35CONFIG_SPL_I2C=y
Tom Rinicf493582022-05-11 16:21:06 -0400[diff] [blame]36CONFIG_SYS_MAXARGS=32
Baruch Siachcdb49492020-01-20 14:20:10 +0200[diff] [blame]37CONFIG_CMD_TLV_EEPROM=y
38CONFIG_SPL_CMD_TLV_EEPROM=y
Stefan Roese0299c902015-10-20 15:14:47 +0200[diff] [blame]39# CONFIG_CMD_FLASH is not set
Jon Nettleton4ea813d2018-05-28 19:10:30 +0300[diff] [blame]40CONFIG_CMD_GPIO=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]41CONFIG_CMD_I2C=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]42CONFIG_CMD_MMC=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]43CONFIG_CMD_PCI=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]44CONFIG_CMD_SPI=y
Stefan Roese0299c902015-10-20 15:14:47 +0200[diff] [blame]45CONFIG_CMD_USB=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]46CONFIG_CMD_TFTPPUT=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]47CONFIG_CMD_CACHE=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]48CONFIG_CMD_TIME=y
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]49CONFIG_CMD_MVEBU_BUBT=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]50CONFIG_ENV_OVERWRITE=y
Tom Rini82e0b512022-06-12 20:01:58 -0400[diff] [blame]51CONFIG_ENV_MIN_ENTRIES=128
Tom Rini5d4e8632022-03-11 09:12:01 -0500[diff] [blame]52CONFIG_ARP_TIMEOUT=200
Tom Rini01d1b992022-03-11 09:12:02 -0500[diff] [blame]53CONFIG_NET_RETRY_COUNT=50
Baruch Siachbc8cb152018-02-19 08:17:22 +0200[diff] [blame]54CONFIG_NET_RANDOM_ETHADDR=y
Stefan Roese0299c902015-10-20 15:14:47 +0200[diff] [blame]55CONFIG_SPL_OF_TRANSLATE=y
Stefan Roese170aca22019-05-03 08:42:17 +0200[diff] [blame]56CONFIG_AHCI_MVEBU=y
Jon Nettleton4ea813d2018-05-28 19:10:30 +0300[diff] [blame]57CONFIG_DM_PCA953X=y
58CONFIG_DM_I2C=y
59CONFIG_SYS_I2C_MVTWSI=y
Baruch Siachcdb49492020-01-20 14:20:10 +0200[diff] [blame]60CONFIG_I2C_EEPROM=y
61CONFIG_SPL_I2C_EEPROM=y
Tom Rini344a0e42019-05-26 14:45:25 -0400[diff] [blame]62CONFIG_SUPPORT_EMMC_BOOT=y
Masahiro Yamadae1ce61f2016-12-07 22:10:28 +0900[diff] [blame]63CONFIG_MMC_SDHCI=y
Masahiro Yamada45a68fe2016-12-07 22:10:29 +0900[diff] [blame]64CONFIG_MMC_SDHCI_SDMA=y
65CONFIG_MMC_SDHCI_MV=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]66CONFIG_MTD=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]67CONFIG_SF_DEFAULT_BUS=1
Tom Rini7af2e362017-12-18 20:19:09 -0500[diff] [blame]68CONFIG_SPI_FLASH_WINBOND=y
69CONFIG_SPI_FLASH_MTD=y
Mario Sixa8ca5c82018-04-27 14:52:21 +0200[diff] [blame]70CONFIG_PHY_MARVELL=y
Tom Rini19893742017-08-07 22:00:34 -0400[diff] [blame]71CONFIG_PHY_GIGE=y
Chris Packham7654f622017-08-21 20:17:03 +1200[diff] [blame]72CONFIG_MVNETA=y
Adam Fordd7869b22018-07-20 23:03:57 -0500[diff] [blame]73CONFIG_MII=y
Marek Behúnda84e402022-04-27 12:41:46 +0200[diff] [blame]74CONFIG_MVMDIO=y
Tom Riniaf273822016-10-26 17:15:37 -0400[diff] [blame]75CONFIG_PCI=y
Stefan Roese94f453e2019-01-25 11:52:43 +0100[diff] [blame]76CONFIG_PCI_MVEBU=y
Jon Nettletond6db4462018-05-28 13:35:15 +0300[diff] [blame]77CONFIG_SCSI=y
Pali Rohár5be17282022-05-09 20:17:07 +0200[diff] [blame]78CONFIG_SPL_DEBUG_UART_BASE=0xd0012000
Stefan Roese0299c902015-10-20 15:14:47 +0200[diff] [blame]79CONFIG_DEBUG_UART_SHIFT=2
80CONFIG_SYS_NS16550=y
Tuomas Tynkkynen4a942f42018-02-07 02:42:22 +0200[diff] [blame]81CONFIG_KIRKWOOD_SPI=y
Stefan Roese0299c902015-10-20 15:14:47 +0200[diff] [blame]82CONFIG_USB=y
Jon Nettletonb4b06ac2017-11-06 10:33:21 +0200[diff] [blame]83CONFIG_USB_XHCI_HCD=y