blob: dc0a088ecb8bb37d83c8143dce7042d8fc2b72f9 [file] [log] [blame]
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +01001/*
2 * Imagination Technologies MIPSfpga platform code
3 *
4 * Copyright (C) 2016, Imagination Technologies Ltd.
5 *
6 * Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 *
10 */
11
12#include <common.h>
13
14/* initialize the DDR Controller and PHY */
Simon Glass52c41182017-03-31 08:40:24 -060015phys_size_t initdram(void)
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +010016{
17 /* MIG IP block is smart and doesn't need SW
18 * to do any init */
19 return CONFIG_SYS_SDRAM_SIZE; /* in bytes */
20}