blob: ef1c90401bb2a027a4823ad4e50268a1523beca5 [file] [log] [blame]
Jagan Teki2dbe9c12017-05-25 20:16:00 +00001/*
2 * Copyright (c) 2016 ARM Ltd.
Jagan Teki2dbe9c12017-05-25 20:16:00 +00003 *
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
7 * whole.
8 *
9 * a) This library is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
13 *
14 * This library is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * Or, alternatively,
20 *
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
28 * conditions:
29 *
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
32 *
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
41 */
42
43/dts-v1/;
44
45#include "sun50i-a64.dtsi"
46
47#include <dt-bindings/gpio/gpio.h>
48
49/ {
50 model = "BananaPi-M64";
51 compatible = "sinovoip,bananapi-m64", "allwinner,sun50i-a64";
52
53 aliases {
Andre Przywara68dd17c2018-07-04 14:16:35 +010054 ethernet0 = &emac;
Jagan Teki2dbe9c12017-05-25 20:16:00 +000055 serial0 = &uart0;
56 serial1 = &uart1;
57 };
58
59 chosen {
60 stdout-path = "serial0:115200n8";
61 };
62
Andre Przywara1b39a182018-10-29 00:56:47 +000063 hdmi-connector {
64 compatible = "hdmi-connector";
65 type = "a";
66
67 port {
68 hdmi_con_in: endpoint {
69 remote-endpoint = <&hdmi_out_con>;
70 };
71 };
72 };
73
Andre Przywara68dd17c2018-07-04 14:16:35 +010074 leds {
75 compatible = "gpio-leds";
76
77 pwr-led {
78 label = "bananapi-m64:red:pwr";
79 gpios = <&pio 3 24 GPIO_ACTIVE_HIGH>; /* PD24 */
80 default-state = "on";
81 };
82
83 green {
84 label = "bananapi-m64:green:user";
85 gpios = <&pio 4 14 GPIO_ACTIVE_HIGH>; /* PE14 */
86 };
87
88 blue {
89 label = "bananapi-m64:blue:user";
90 gpios = <&pio 4 15 GPIO_ACTIVE_HIGH>; /* PE15 */
91 };
92 };
93
94 wifi_pwrseq: wifi_pwrseq {
95 compatible = "mmc-pwrseq-simple";
96 reset-gpios = <&r_pio 0 2 GPIO_ACTIVE_LOW>; /* PL2 */
Jagan Teki2dbe9c12017-05-25 20:16:00 +000097 };
98};
99
Andre Przywara1b39a182018-10-29 00:56:47 +0000100&de {
101 status = "okay";
102};
103
Jagan Teki90dd2752018-05-07 13:03:44 +0530104&ehci0 {
105 status = "okay";
106};
107
108&ehci1 {
109 status = "okay";
110};
111
Andre Przywara68dd17c2018-07-04 14:16:35 +0100112&emac {
113 pinctrl-names = "default";
114 pinctrl-0 = <&rgmii_pins>;
115 phy-mode = "rgmii";
116 phy-handle = <&ext_rgmii_phy>;
117 phy-supply = <&reg_dc1sw>;
118 status = "okay";
119};
120
Andre Przywara1b39a182018-10-29 00:56:47 +0000121&hdmi {
122 hvcc-supply = <&reg_dldo1>;
123 status = "okay";
124};
125
126&hdmi_out {
127 hdmi_out_con: endpoint {
128 remote-endpoint = <&hdmi_con_in>;
129 };
130};
131
Jagan Teki2dbe9c12017-05-25 20:16:00 +0000132&i2c1 {
133 pinctrl-names = "default";
134 pinctrl-0 = <&i2c1_pins>;
135 status = "okay";
136};
137
138&i2c1_pins {
139 bias-pull-up;
140};
141
Andre Przywara68dd17c2018-07-04 14:16:35 +0100142&mdio {
143 ext_rgmii_phy: ethernet-phy@1 {
144 compatible = "ethernet-phy-ieee802.3-c22";
145 reg = <1>;
146 };
147};
148
Jagan Teki2dbe9c12017-05-25 20:16:00 +0000149&mmc0 {
150 pinctrl-names = "default";
151 pinctrl-0 = <&mmc0_pins>;
Andre Przywara68dd17c2018-07-04 14:16:35 +0100152 vmmc-supply = <&reg_dcdc1>;
153 cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>;
Jagan Teki2dbe9c12017-05-25 20:16:00 +0000154 disable-wp;
155 bus-width = <4>;
156 status = "okay";
157};
158
159&mmc1 {
160 pinctrl-names = "default";
161 pinctrl-0 = <&mmc1_pins>;
Andre Przywara68dd17c2018-07-04 14:16:35 +0100162 vmmc-supply = <&reg_dldo2>;
163 vqmmc-supply = <&reg_dldo4>;
164 mmc-pwrseq = <&wifi_pwrseq>;
Jagan Teki2dbe9c12017-05-25 20:16:00 +0000165 bus-width = <4>;
166 non-removable;
167 status = "okay";
Andre Przywara68dd17c2018-07-04 14:16:35 +0100168
169 brcmf: wifi@1 {
170 reg = <1>;
171 compatible = "brcm,bcm4329-fmac";
172 interrupt-parent = <&r_pio>;
173 interrupts = <0 3 IRQ_TYPE_LEVEL_LOW>; /* PL3 */
174 interrupt-names = "host-wake";
175 };
Jagan Teki2dbe9c12017-05-25 20:16:00 +0000176};
177
178&mmc2 {
179 pinctrl-names = "default";
Andre Przywara1b39a182018-10-29 00:56:47 +0000180 pinctrl-0 = <&mmc2_pins>, <&mmc2_ds_pin>;
Andre Przywara68dd17c2018-07-04 14:16:35 +0100181 vmmc-supply = <&reg_dcdc1>;
Jagan Teki2dbe9c12017-05-25 20:16:00 +0000182 bus-width = <8>;
183 non-removable;
184 cap-mmc-hw-reset;
185 status = "okay";
186};
187
Jagan Teki90dd2752018-05-07 13:03:44 +0530188&ohci0 {
189 status = "okay";
190};
191
192&ohci1 {
193 status = "okay";
194};
195
Andre Przywara68dd17c2018-07-04 14:16:35 +0100196&r_rsb {
197 status = "okay";
198
199 axp803: pmic@3a3 {
200 compatible = "x-powers,axp803";
201 reg = <0x3a3>;
202 interrupt-parent = <&r_intc>;
203 interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
204 x-powers,drive-vbus-en; /* set N_VBUSEN as output pin */
205 };
206};
207
208#include "axp803.dtsi"
209
210&reg_aldo1 {
211 /*
212 * This regulator also drives the PE pingroup GPIOs,
213 * which also controls two LEDs.
214 */
215 regulator-always-on;
216 regulator-min-microvolt = <2800000>;
217 regulator-max-microvolt = <2800000>;
218 regulator-name = "afvcc-csi";
219};
220
221&reg_aldo2 {
222 regulator-always-on;
223 regulator-min-microvolt = <1800000>;
224 regulator-max-microvolt = <3300000>;
225 regulator-name = "vcc-pl";
226};
227
228&reg_aldo3 {
229 regulator-always-on;
230 regulator-min-microvolt = <3000000>;
231 regulator-max-microvolt = <3000000>;
232 regulator-name = "vcc-pll-avcc";
233};
234
235&reg_dc1sw {
236 /*
237 * This regulator also indirectly drives the PD pingroup GPIOs,
238 * which also controls the power LED.
239 */
240 regulator-always-on;
241 regulator-name = "vcc-phy";
242};
243
244&reg_dcdc1 {
245 regulator-always-on;
246 regulator-min-microvolt = <3300000>;
247 regulator-max-microvolt = <3300000>;
248 regulator-name = "vcc-3v3";
249};
250
251&reg_dcdc2 {
252 regulator-always-on;
253 regulator-min-microvolt = <1040000>;
254 regulator-max-microvolt = <1300000>;
255 regulator-name = "vdd-cpux";
256};
257
258/* DCDC3 is polyphased with DCDC2 */
259
260&reg_dcdc5 {
261 regulator-always-on;
262 regulator-min-microvolt = <1500000>;
263 regulator-max-microvolt = <1500000>;
264 regulator-name = "vcc-dram";
265};
266
267&reg_dcdc6 {
268 regulator-always-on;
269 regulator-min-microvolt = <1100000>;
270 regulator-max-microvolt = <1100000>;
271 regulator-name = "vdd-sys";
272};
273
274&reg_dldo1 {
275 regulator-min-microvolt = <3300000>;
276 regulator-max-microvolt = <3300000>;
277 regulator-name = "vcc-hdmi-dsi";
278};
279
280&reg_dldo2 {
281 regulator-min-microvolt = <3300000>;
282 regulator-max-microvolt = <3300000>;
283 regulator-name = "vcc-wifi";
284};
285
286&reg_dldo4 {
287 regulator-min-microvolt = <1800000>;
288 regulator-max-microvolt = <3300000>;
289 regulator-name = "vcc-wifi-io";
290};
291
292&reg_drivevbus {
293 regulator-name = "usb0-vbus";
294 status = "okay";
295};
296
297&reg_eldo1 {
298 regulator-min-microvolt = <1800000>;
299 regulator-max-microvolt = <1800000>;
300 regulator-name = "cpvdd";
301};
302
303&reg_fldo1 {
304 regulator-min-microvolt = <1200000>;
305 regulator-max-microvolt = <1200000>;
306 regulator-name = "vcc-1v2-hsic";
307};
308
309/*
310 * The A64 chip cannot work without this regulator off, although
311 * it seems to be only driving the AR100 core.
312 * Maybe we don't still know well about CPUs domain.
313 */
314&reg_fldo2 {
315 regulator-always-on;
316 regulator-min-microvolt = <1100000>;
317 regulator-max-microvolt = <1100000>;
318 regulator-name = "vdd-cpus";
319};
320
321&reg_rtc_ldo {
322 regulator-name = "vcc-rtc";
323};
324
Andre Przywara1b39a182018-10-29 00:56:47 +0000325&simplefb_hdmi {
326 vcc-hdmi-supply = <&reg_dldo1>;
327};
328
Jagan Teki2dbe9c12017-05-25 20:16:00 +0000329&uart0 {
330 pinctrl-names = "default";
Andre Przywara1b39a182018-10-29 00:56:47 +0000331 pinctrl-0 = <&uart0_pb_pins>;
Jagan Teki2dbe9c12017-05-25 20:16:00 +0000332 status = "okay";
333};
334
335&uart1 {
336 pinctrl-names = "default";
337 pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>;
338 status = "okay";
339};
Jagan Teki737fd732018-05-07 13:03:41 +0530340
341&usb_otg {
342 dr_mode = "otg";
343 status = "okay";
344};
345
346&usbphy {
347 usb0_id_det-gpios = <&pio 7 9 GPIO_ACTIVE_HIGH>; /* PH9 */
Andre Przywara68dd17c2018-07-04 14:16:35 +0100348 usb0_vbus-supply = <&reg_drivevbus>;
Jagan Teki737fd732018-05-07 13:03:41 +0530349 status = "okay";
350};