blob: e5b0ecfc5e9c5c2ad1bcf5a95a7ff31a127dbe0e [file] [log] [blame]
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -04001/*
2 * U-boot - Configuration file for CM-BF537U board
3 */
4
5#ifndef __CONFIG_CM_BF537U_H__
6#define __CONFIG_CM_BF537U_H__
7
8#include <asm/config-pre.h>
9
10
11/*
12 * Processor Settings
13 */
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -040014#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
15
16
17/*
18 * Clock Settings
19 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
20 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
21 */
22/* CONFIG_CLKIN_HZ is any value in Hz */
23#define CONFIG_CLKIN_HZ 30000000
24/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
25/* 1 = CLKIN / 2 */
26#define CONFIG_CLKIN_HALF 0
27/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
28/* 1 = bypass PLL */
29#define CONFIG_PLL_BYPASS 0
30/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
31/* Values can range from 0-63 (where 0 means 64) */
32#define CONFIG_VCO_MULT 18
33/* CCLK_DIV controls the core clock divider */
34/* Values can be 1, 2, 4, or 8 ONLY */
35#define CONFIG_CCLK_DIV 1
36/* SCLK_DIV controls the system clock divider */
37/* Values can range from 1-15 */
38#define CONFIG_SCLK_DIV 5
39/* Core voltage */
40#define CONFIG_VR_CTL_VAL (VLEV_110 | GAIN_20 | FREQ_1000)
41
42
43/*
44 * Memory Settings
45 */
46#define CONFIG_MEM_ADD_WDTH 9
47#define CONFIG_MEM_SIZE 32
48
49#define CONFIG_EBIU_SDRRC_VAL 0x3f8
50#define CONFIG_EBIU_SDGCTL_VAL 0x9111cd
51
52#define CONFIG_EBIU_AMGCTL_VAL (AMBEN_ALL)
53#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_7 | B1RAT_11 | B1HT_2 | B1ST_3 | B0WAT_7 | B0RAT_11 | B0HT_2 | B0ST_3)
54#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_7 | B3RAT_11 | B3HT_2 | B3ST_3 | B2WAT_7 | B2RAT_11 | B2HT_2 | B2ST_3)
55
56#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
57#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
58
59
60/*
61 * Network Settings
62 */
63#ifndef __ADSPBF534__
64#define ADI_CMDS_NETWORK 1
65#define CONFIG_NET_MULTI
66/* The next 3 lines are for use with SMSC on EXT-BF5xx-USB-ETH2 */
67#define CONFIG_SMC911X 1
68#define CONFIG_SMC911X_BASE 0x24000000
69#define CONFIG_SMC911X_16_BIT
70#endif
71#define CONFIG_HOSTNAME cm-bf537u
72/* Uncomment next line to use fixed MAC address */
73/* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */
74
75
76/*
77 * Flash Settings
78 */
79#define CONFIG_FLASH_CFI_DRIVER
80#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
81#define CONFIG_SYS_FLASH_BASE 0x20000000
82#define CONFIG_SYS_FLASH_CFI
83#define CONFIG_SYS_FLASH_PROTECTION
84#define CONFIG_SYS_MAX_FLASH_BANKS 1
85#define CONFIG_SYS_MAX_FLASH_SECT 35
86
87
88/*
89 * Env Storage Settings
90 */
91#define CONFIG_ENV_IS_IN_FLASH 1
92#define CONFIG_ENV_OFFSET 0x4000
93#define CONFIG_ENV_SIZE 0x2000
94#define CONFIG_ENV_SECT_SIZE 0x20000
95#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS)
96#define ENV_IS_EMBEDDED
97#else
Mike Frysinger76d82182009-07-21 22:17:36 -040098#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -040099#endif
100#ifdef ENV_IS_EMBEDDED
101/* WARNING - the following is hand-optimized to fit within
102 * the sector before the environment sector. If it throws
103 * an error during compilation remove an object here to get
104 * it linked after the configuration sector.
105 */
106# define LDS_BOARD_TEXT \
Peter Tyserc6fb83d2010-04-12 22:28:13 -0500107 arch/blackfin/cpu/traps.o (.text .text.*); \
108 arch/blackfin/cpu/interrupt.o (.text .text.*); \
109 arch/blackfin/cpu/serial.o (.text .text.*); \
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400110 common/dlmalloc.o (.text .text.*); \
Peter Tyser78acc472010-04-12 22:28:05 -0500111 lib/crc32.o (.text .text.*); \
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400112 . = DEFINED(env_offset) ? env_offset : .; \
113 common/env_embedded.o (.text .text.*);
114#endif
115
116
117/*
118 * I2C Settings
119 */
120#define CONFIG_BFIN_TWI_I2C 1
121#define CONFIG_HARD_I2C 1
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400122
123
124/*
125 * Misc Settings
126 */
127#define CONFIG_BAUDRATE 115200
128#define CONFIG_MISC_INIT_R
129#define CONFIG_RTC_BFIN
130#define CONFIG_UART_CONSOLE 0
Harald Krapfenbauerfd04a052009-10-14 08:37:32 -0400131#define CONFIG_BOOTCOMMAND "run flashboot"
132#define FLASHBOOT_ENV_SETTINGS \
133 "flashboot=flread 20040000 1000000 280000;" \
134 "bootm 0x1000000\0"
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400135
136
137/*
138 * Pull in common ADI header for remaining command/environment setup
139 */
140#include <configs/bfin_adi_common.h>
141
Harald Krapfenbauer4640c2b2009-08-20 19:20:41 -0400142#endif