blob: 4a41b5c6d70f2262a64657432464fd57c992cecb [file] [log] [blame]
stroesea20b27a2004-12-16 18:05:42 +00001/*
2 * (C) Copyright 2001-2004
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
Stefan Roese98f4a3d2005-09-22 09:04:17 +02005 * (C) Copyright 2005
6 * Stefan Roese, DENX Software Engineering, sr@denx.de.
7 *
Stefan Roese48a05a52006-02-07 16:51:04 +01008 * (C) Copyright 2006
9 * Matthias Fuchs, esd GmbH, matthias.fuchs@esd-electronics.com
10 *
stroesea20b27a2004-12-16 18:05:42 +000011 * See file CREDITS for list of people who contributed to this
12 * project.
13 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 */
29
30/*
31 * board/config.h - configuration options, board specific
32 */
33
34#ifndef __CONFIG_H
35#define __CONFIG_H
36
37/*
38 * High Level Configuration Options
39 * (easy to change)
40 */
41
42#define CONFIG_405EP 1 /* This is a PPC405 CPU */
43#define CONFIG_4xx 1 /* ...member of PPC4xx family */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020044#define CONFIG_HH405 1 /* ...on a HH405 board */
stroesea20b27a2004-12-16 18:05:42 +000045
Wolfgang Denk2ae18242010-10-06 09:05:45 +020046#define CONFIG_SYS_TEXT_BASE 0xFFF80000
47
stroesea20b27a2004-12-16 18:05:42 +000048#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
49#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
50
51#define CONFIG_SYS_CLK_FREQ 33333400 /* external frequency to pll */
52
53#define CONFIG_BOARD_TYPES 1 /* support board types */
54
55#define CONFIG_BAUDRATE 9600
56#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
57
58#undef CONFIG_BOOTARGS
59#undef CONFIG_BOOTCOMMAND
60
61#define CONFIG_PREBOOT "autoupd"
62
Stefan Roese2c7b2ab2005-09-30 16:41:12 +020063#define CONFIG_EXTRA_ENV_SETTINGS \
64 "pciconfighost=1\0" \
65 ""
66
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020067#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
stroesea20b27a2004-12-16 18:05:42 +000068
Ben Warren96e21f82008-10-27 23:50:15 -070069#define CONFIG_PPC4xx_EMAC
Stefan Roese48a05a52006-02-07 16:51:04 +010070#undef CONFIG_HAS_ETH1
71
stroesea20b27a2004-12-16 18:05:42 +000072#define CONFIG_MII 1 /* MII PHY management */
Stefan Roese48a05a52006-02-07 16:51:04 +010073#define CONFIG_PHY_ADDR 0 /* PHY address */
stroesea20b27a2004-12-16 18:05:42 +000074#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
Stefan Roese48a05a52006-02-07 16:51:04 +010075#define CONFIG_RESET_PHY_R 1 /* use reset_phy() to disable phy sleep mode */
stroesea20b27a2004-12-16 18:05:42 +000076
77#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/
78
Stefan Roese98f4a3d2005-09-22 09:04:17 +020079/*
80 * Video console
81 */
Stefan Roese2c7b2ab2005-09-30 16:41:12 +020082#define CONFIG_VIDEO /* for sm501 video support */
83
84#ifdef CONFIG_VIDEO
Stefan Roese98f4a3d2005-09-22 09:04:17 +020085#define CONFIG_VIDEO_SM501
86#if 0
87#define CONFIG_VIDEO_SM501_32BPP
88#else
89#define CONFIG_VIDEO_SM501_16BPP
90#endif
Stefan Roese48a05a52006-02-07 16:51:04 +010091#define CONFIG_VIDEO_SM501_FBMEM_OFFSET 0x10000
Stefan Roese98f4a3d2005-09-22 09:04:17 +020092#define CONFIG_CFB_CONSOLE
93#define CONFIG_VIDEO_LOGO
94#define CONFIG_VGA_AS_SINGLE_DEVICE
95#define CONFIG_CONSOLE_EXTRA_INFO
96#define CONFIG_VIDEO_SW_CURSOR
97#define CONFIG_SPLASH_SCREEN
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020098#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Stefan Roese98f4a3d2005-09-22 09:04:17 +020099#define CONFIG_SPLASH_SCREEN
100#define CONFIG_VIDEO_BMP_GZIP /* gzip compressed bmp images */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200101#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20) /* for decompressed img */
Stefan Roese98f4a3d2005-09-22 09:04:17 +0200102
Stefan Roese2c7b2ab2005-09-30 16:41:12 +0200103#endif /* CONFIG_VIDEO */
Stefan Roese98f4a3d2005-09-22 09:04:17 +0200104
Jon Loeliger11799432007-07-10 09:02:57 -0500105
106/*
107 * BOOTP options
108 */
109#define CONFIG_BOOTP_BOOTFILESIZE
110#define CONFIG_BOOTP_BOOTPATH
111#define CONFIG_BOOTP_GATEWAY
112#define CONFIG_BOOTP_HOSTNAME
113
114
Jon Loeliger6c4f4da2007-07-08 10:09:35 -0500115/*
116 * Command line configuration.
117 */
118#include <config_cmd_default.h>
119
120#define CONFIG_CMD_DHCP
121#define CONFIG_CMD_PCI
122#define CONFIG_CMD_IRQ
123#define CONFIG_CMD_IDE
124#define CONFIG_CMD_FAT
125#define CONFIG_CMD_EXT2
126#define CONFIG_CMD_ELF
127#define CONFIG_CMD_NAND
128#define CONFIG_CMD_I2C
129#define CONFIG_CMD_DATE
130#define CONFIG_CMD_MII
131#define CONFIG_CMD_PING
Jon Loeliger6c4f4da2007-07-08 10:09:35 -0500132#define CONFIG_CMD_EEPROM
133
Jon Loeliger11799432007-07-10 09:02:57 -0500134#ifdef CONFIG_VIDEO
135#define CONFIG_CMD_BMP
136#endif
stroesea20b27a2004-12-16 18:05:42 +0000137
138#define CONFIG_MAC_PARTITION
139#define CONFIG_DOS_PARTITION
140
141#define CONFIG_SUPPORT_VFAT
142
143#define CONFIG_AUTO_UPDATE 1 /* autoupdate via compactflash */
144#undef CONFIG_AUTO_UPDATE_SHOW /* use board show routine */
145
stroesea20b27a2004-12-16 18:05:42 +0000146#undef CONFIG_BZIP2 /* include support for bzip2 compressed images */
147#undef CONFIG_WATCHDOG /* watchdog disabled */
148
149#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
150
151/*
152 * Miscellaneous configurable options
153 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_LONGHELP /* undef to save memory */
155#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
stroesea20b27a2004-12-16 18:05:42 +0000156
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
158#ifdef CONFIG_SYS_HUSH_PARSER
159#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
stroesea20b27a2004-12-16 18:05:42 +0000160#endif
161
Jon Loeliger6c4f4da2007-07-08 10:09:35 -0500162#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
stroesea20b27a2004-12-16 18:05:42 +0000164#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
stroesea20b27a2004-12-16 18:05:42 +0000166#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
168#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
169#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
stroesea20b27a2004-12-16 18:05:42 +0000170
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
stroesea20b27a2004-12-16 18:05:42 +0000172
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#undef CONFIG_SYS_CONSOLE_INFO_QUIET /* print console @ startup */
stroesea20b27a2004-12-16 18:05:42 +0000174
175#define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
176
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200177#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
178#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
stroesea20b27a2004-12-16 18:05:42 +0000179
Stefan Roese550650d2010-09-20 16:05:31 +0200180#define CONFIG_CONS_INDEX 2 /* Use UART1 */
181#define CONFIG_SYS_NS16550
182#define CONFIG_SYS_NS16550_SERIAL
183#define CONFIG_SYS_NS16550_REG_SIZE 1
184#define CONFIG_SYS_NS16550_CLK get_serial_clock()
185
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_BASE_BAUD 691200
stroesea20b27a2004-12-16 18:05:42 +0000188
189/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200190#define CONFIG_SYS_BAUDRATE_TABLE \
stroesea20b27a2004-12-16 18:05:42 +0000191 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
192 57600, 115200, 230400, 460800, 921600 }
193
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
195#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
stroesea20b27a2004-12-16 18:05:42 +0000196
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
stroesea20b27a2004-12-16 18:05:42 +0000198
199#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
200
201#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
202
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
stroesea20b27a2004-12-16 18:05:42 +0000204
205/*-----------------------------------------------------------------------
Stefan Roese98f4a3d2005-09-22 09:04:17 +0200206 * RTC stuff
207 *-----------------------------------------------------------------------
208 */
209#define CONFIG_RTC_DS1338
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#define CONFIG_SYS_I2C_RTC_ADDR 0x68
Stefan Roese98f4a3d2005-09-22 09:04:17 +0200211
212/*-----------------------------------------------------------------------
stroesea20b27a2004-12-16 18:05:42 +0000213 * NAND-FLASH stuff
214 *-----------------------------------------------------------------------
215 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
Matthias Fuchsbd84ee42007-07-09 10:10:06 +0200218#define NAND_BIG_DELAY_US 25
stroesea20b27a2004-12-16 18:05:42 +0000219
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */
221#define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
222#define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
223#define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
stroesea20b27a2004-12-16 18:05:42 +0000224
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200225#define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */
226#define CONFIG_SYS_NAND_QUIET 1
stroesea20b27a2004-12-16 18:05:42 +0000227
228/*-----------------------------------------------------------------------
229 * PCI stuff
230 *-----------------------------------------------------------------------
231 */
232#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
233#define PCI_HOST_FORCE 1 /* configure as pci host */
234#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
235
236#define CONFIG_PCI /* include pci support */
237#define CONFIG_PCI_HOST PCI_HOST_HOST /* select pci host function */
238#define CONFIG_PCI_PNP /* do pci plug-and-play */
239 /* resource configuration */
240
241#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
242
243#define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/
244
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
246#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
247#define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
248#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
249#define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
250#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
251#define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
252#define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
253#define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
stroesea20b27a2004-12-16 18:05:42 +0000254
255/*-----------------------------------------------------------------------
256 * IDE/ATA stuff
257 *-----------------------------------------------------------------------
258 */
259#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
260#undef CONFIG_IDE_LED /* no led for ide supported */
261#define CONFIG_IDE_RESET 1 /* reset for ide supported */
262
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200263#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE busses */
264#define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*1) /* max. 1 drives per IDE bus */
stroesea20b27a2004-12-16 18:05:42 +0000265
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200266#define CONFIG_SYS_ATA_BASE_ADDR 0xF0100000
267#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
stroesea20b27a2004-12-16 18:05:42 +0000268
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200269#define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
270#define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register accesses */
271#define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
stroesea20b27a2004-12-16 18:05:42 +0000272
273/*
274 * For booting Linux, the board info and command line data
275 * have to be in the first 8 MB of memory, since this is
276 * the maximum mapped by the Linux kernel during initialization.
277 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200278#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
stroesea20b27a2004-12-16 18:05:42 +0000279/*-----------------------------------------------------------------------
280 * FLASH organization
281 */
282#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
283
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200284#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
285#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
stroesea20b27a2004-12-16 18:05:42 +0000286
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200287#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
288#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
stroesea20b27a2004-12-16 18:05:42 +0000289
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200290#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
291#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
292#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
stroesea20b27a2004-12-16 18:05:42 +0000293/*
294 * The following defines are added for buggy IOP480 byte interface.
295 * All other boards should use the standard values (CPCI405 etc.)
296 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200297#define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
298#define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
299#define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
stroesea20b27a2004-12-16 18:05:42 +0000300
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200301#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
stroesea20b27a2004-12-16 18:05:42 +0000302
303#if 0 /* test-only */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200304#define CONFIG_SYS_JFFS2_FIRST_BANK 0 /* use for JFFS2 */
305#define CONFIG_SYS_JFFS2_NUM_BANKS 1 /* ! second bank contains U-Boot */
stroesea20b27a2004-12-16 18:05:42 +0000306#endif
307
308/*-----------------------------------------------------------------------
309 * Start addresses for the final memory configuration
310 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200311 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
stroesea20b27a2004-12-16 18:05:42 +0000312 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200313#define CONFIG_SYS_SDRAM_BASE 0x00000000
314#define CONFIG_SYS_FLASH_BASE 0xFFF80000
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200315#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200316#define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Monitor */
317#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* Reserve 4 MB for malloc() */
stroesea20b27a2004-12-16 18:05:42 +0000318
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200319#if (CONFIG_SYS_MONITOR_BASE < FLASH_BASE0_PRELIM)
320# define CONFIG_SYS_RAMBOOT 1
stroesea20b27a2004-12-16 18:05:42 +0000321#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200322# undef CONFIG_SYS_RAMBOOT
stroesea20b27a2004-12-16 18:05:42 +0000323#endif
324
325/*-----------------------------------------------------------------------
326 * Environment Variable setup
327 */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200328#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200329#define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */
330#define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/
stroesea20b27a2004-12-16 18:05:42 +0000331 /* total size of a CAT24WC16 is 2048 bytes */
332
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200333#define CONFIG_SYS_NVRAM_BASE_ADDR 0xF4080000 /* NVRAM base address */
334#define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */
stroesea20b27a2004-12-16 18:05:42 +0000335
336/*-----------------------------------------------------------------------
337 * I2C EEPROM (CAT24WC16) for environment
338 */
339#define CONFIG_HARD_I2C /* I2c with hardware support */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200340#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
stroesea20b27a2004-12-16 18:05:42 +0000341#if 0 /* test-only */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200342#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
stroesea20b27a2004-12-16 18:05:42 +0000343#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200344#define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */
stroesea20b27a2004-12-16 18:05:42 +0000345#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200346#define CONFIG_SYS_I2C_SLAVE 0x7F
stroesea20b27a2004-12-16 18:05:42 +0000347
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200348#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT24WC08 */
349#define CONFIG_SYS_EEPROM_WREN 1
Stefan Roese98f4a3d2005-09-22 09:04:17 +0200350
stroesea20b27a2004-12-16 18:05:42 +0000351#if 1 /* test-only */
352/* CAT24WC08/16... */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200353#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
stroesea20b27a2004-12-16 18:05:42 +0000354/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200355#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
356#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
stroesea20b27a2004-12-16 18:05:42 +0000357 /* 16 byte page write mode using*/
358 /* last 4 bits of the address */
359#else
360/* CAT24WC32/64... */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200361#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */
stroesea20b27a2004-12-16 18:05:42 +0000362/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200363#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x01
364#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* The Catalyst CAT24WC32 has */
stroesea20b27a2004-12-16 18:05:42 +0000365 /* 32 byte page write mode using*/
366 /* last 5 bits of the address */
367#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200368#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
stroesea20b27a2004-12-16 18:05:42 +0000369
370/*-----------------------------------------------------------------------
stroesea20b27a2004-12-16 18:05:42 +0000371 * External Bus Controller (EBC) Setup
372 */
373
374#define CAN_BA 0xF0000000 /* CAN Base Address */
375#define LCD_BA 0xF1000000 /* Epson LCD Base Address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200376#define CONFIG_SYS_NAND_BASE 0xF4000000 /* NAND FLASH Base Address */
377#define CONFIG_SYS_NVRAM_BASE 0xF4080000 /* NVRAM Base Address */
stroesea20b27a2004-12-16 18:05:42 +0000378
379/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200380#define CONFIG_SYS_EBC_PB0AP 0x92015480
381#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
stroesea20b27a2004-12-16 18:05:42 +0000382
383/* Memory Bank 1 (Flash Bank 1, NAND-FLASH & NVRAM) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200384#define CONFIG_SYS_EBC_PB1AP 0x92015480
385#define CONFIG_SYS_EBC_PB1CR 0xF4018000 /* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */
stroesea20b27a2004-12-16 18:05:42 +0000386
387/* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200388#define CONFIG_SYS_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
389#define CONFIG_SYS_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
stroesea20b27a2004-12-16 18:05:42 +0000390
391/* Memory Bank 3 (16 Bit Peripheral: FPGA internal, dig. IO) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200392#define CONFIG_SYS_EBC_PB3AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
393#define CONFIG_SYS_EBC_PB3CR 0xF011A000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
stroesea20b27a2004-12-16 18:05:42 +0000394
395/* Memory Bank 4 (Epson LCD) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200396#define CONFIG_SYS_EBC_PB4AP 0x03805380 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=0 */
397#define CONFIG_SYS_EBC_PB4CR LCD_BA | 0x7A000 /* BAS=0xF10,BS=8MB,BU=R/W,BW=16bit */
stroesea20b27a2004-12-16 18:05:42 +0000398
399/*-----------------------------------------------------------------------
400 * LCD Setup
401 */
402
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200403#define CONFIG_SYS_LCD_BIG_MEM 0xF1200000 /* Epson S1D13806 Mem Base Address */
404#define CONFIG_SYS_LCD_BIG_REG 0xF1000000 /* Epson S1D13806 Reg Base Address */
405#define CONFIG_SYS_LCD_SMALL_MEM 0xF1400000 /* Epson S1D13704 Mem Base Address */
406#define CONFIG_SYS_LCD_SMALL_REG 0xF140FFE0 /* Epson S1D13704 Reg Base Address */
stroesea20b27a2004-12-16 18:05:42 +0000407
stroesea20b27a2004-12-16 18:05:42 +0000408/*-----------------------------------------------------------------------
409 * Universal Interrupt Controller (UIC) Setup
410 */
411
412/*
413 * define UIC_EXT0 ... UIC_EXT6 if external interrupt is active high
414 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200415#define CONFIG_SYS_UIC0_POLARITY (0xFFFFFF80 | UIC_MASK(VECNUM_EIRQ6))
stroesea20b27a2004-12-16 18:05:42 +0000416
417/*-----------------------------------------------------------------------
418 * FPGA stuff
419 */
420
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200421#define CONFIG_SYS_FPGA_BASE_ADDR 0xF0100100 /* FPGA internal Base Address */
stroesea20b27a2004-12-16 18:05:42 +0000422
stroesea20b27a2004-12-16 18:05:42 +0000423#define LCD_CLK_OFF 0x0000 /* Off */
424#define LCD_CLK_02083 0x1000 /* 2.083 MHz */
425#define LCD_CLK_03135 0x2000 /* 3.135 MHz */
426#define LCD_CLK_04165 0x3000 /* 4.165 MHz */
427#define LCD_CLK_06250 0x4000 /* 6.250 MHz */
428#define LCD_CLK_08330 0x5000 /* 8.330 MHz */
429#define LCD_CLK_12500 0x6000 /* 12.50 MHz */
430#define LCD_CLK_25000 0x7000 /* 25.00 MHz */
431
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200432#define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
433#define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
stroesea20b27a2004-12-16 18:05:42 +0000434
435/* FPGA program pin configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200436#define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
437#define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
438#define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
439#define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
440#define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
stroesea20b27a2004-12-16 18:05:42 +0000441
442/*-----------------------------------------------------------------------
443 * Definitions for initial stack pointer and data area (in data cache)
444 */
445/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200446#define CONFIG_SYS_TEMP_STACK_OCM 1
stroesea20b27a2004-12-16 18:05:42 +0000447
448/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200449#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
450#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
451#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200452#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
stroesea20b27a2004-12-16 18:05:42 +0000453
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200454#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200455#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
stroesea20b27a2004-12-16 18:05:42 +0000456
457/*-----------------------------------------------------------------------
458 * Definitions for GPIO setup (PPC405EP specific)
459 *
460 * GPIO0[0] - External Bus Controller BLAST output
461 * GPIO0[1-9] - Instruction trace outputs -> GPIO
462 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
463 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
464 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
465 * GPIO0[24-27] - UART0 control signal inputs/outputs
466 * GPIO0[28-29] - UART1 data signal input/output
467 * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs
468 */
Stefan Roeseafabb492010-09-12 06:21:37 +0200469#define CONFIG_SYS_GPIO0_OSRL 0x40000550
470#define CONFIG_SYS_GPIO0_OSRH 0x00000110
471#define CONFIG_SYS_GPIO0_ISR1L 0x00000000
472#define CONFIG_SYS_GPIO0_ISR1H 0x15555440
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200473#define CONFIG_SYS_GPIO0_TSRL 0x00000000
Stefan Roeseafabb492010-09-12 06:21:37 +0200474#define CONFIG_SYS_GPIO0_TSRH 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200475#define CONFIG_SYS_GPIO0_TCR 0xF7FE0017
stroesea20b27a2004-12-16 18:05:42 +0000476
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200477#define CONFIG_SYS_LCD_ENDIAN (0x80000000 >> 7)
478#define CONFIG_SYS_EEPROM_WP (0x80000000 >> 8) /* GPIO8 */
479#define CONFIG_SYS_TOUCH_RST (0x80000000 >> 9) /* GPIO9 */
480#define CONFIG_SYS_LCD0_RST (0x80000000 >> 30)
481#define CONFIG_SYS_LCD1_RST (0x80000000 >> 31)
stroesea20b27a2004-12-16 18:05:42 +0000482
483/*
stroesea20b27a2004-12-16 18:05:42 +0000484 * Default speed selection (cpu_plb_opb_ebc) in mhz.
485 * This value will be set if iic boot eprom is disabled.
486 */
487#if 0
488#define PLLMR0_DEFAULT PLLMR0_266_133_66_33
489#define PLLMR1_DEFAULT PLLMR1_266_133_66_33
490#endif
491#if 0
492#define PLLMR0_DEFAULT PLLMR0_200_100_50_33
493#define PLLMR1_DEFAULT PLLMR1_200_100_50_33
494#endif
495#if 1
496#define PLLMR0_DEFAULT PLLMR0_133_66_66_33
497#define PLLMR1_DEFAULT PLLMR1_133_66_66_33
498#endif
499
500#endif /* __CONFIG_H */