blob: 1d3b5c354f7c02b26c2ca52005bbd213c362a843 [file] [log] [blame]
Marian Balakowicz78b123c2006-05-09 11:54:44 +02001/*
2 * Configuation settings for the Freescale M5271EVB
3 *
4 * Based on MC5272C3 and r5200 board configs
5 * (C) Copyright 2006 Lab X Technologies <zachary.landau@labxtechnologies.com>
6 * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27/*
28 * board/config.h - configuration options, board specific
29 */
30
31#ifndef _M5271EVB_H
32#define _M5271EVB_H
33
Marian Balakowicz78b123c2006-05-09 11:54:44 +020034/*
35 * High Level Configuration Options (easy to change)
36 */
37#define CONFIG_MCF52x2 /* define processor family */
38#define CONFIG_M5271 /* define processor type */
39#define CONFIG_M5271EVB /* define board type */
40
TsiChungLiewf28e1bd2007-08-15 20:32:06 -050041#define CONFIG_MCFTMR
Marian Balakowicz78b123c2006-05-09 11:54:44 +020042
TsiChungLiewf28e1bd2007-08-15 20:32:06 -050043#define CONFIG_MCFUART
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020044#define CONFIG_SYS_UART_PORT (0)
TsiChung Liew79e07992008-08-15 16:50:07 +000045#define CONFIG_BAUDRATE 115200
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020046#define CONFIG_SYS_BAUDRATE_TABLE { 9600 , 19200 , 38400 , 57600, 115200 }
Marian Balakowicz78b123c2006-05-09 11:54:44 +020047
48#undef CONFIG_WATCHDOG /* disable watchdog */
49
Marian Balakowicz78b123c2006-05-09 11:54:44 +020050/* Configuration for environment
51 * Environment is embedded in u-boot in the second sector of the flash
52 */
53#ifndef CONFIG_MONITOR_IS_IN_RAM
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020054#define CONFIG_ENV_OFFSET 0x4000
Marian Balakowicz78b123c2006-05-09 11:54:44 +020055#else
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020056#define CONFIG_ENV_ADDR 0xffe04000
Wolfgang Denk67c31032007-09-16 17:10:04 +020057#endif
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020058#define CONFIG_ENV_SECT_SIZE 0x2000
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020059#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020060#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
Marian Balakowicz78b123c2006-05-09 11:54:44 +020061
Jon Loeliger8353e132007-07-08 14:14:17 -050062/*
Jon Loeliger659e2f62007-07-10 09:10:49 -050063 * BOOTP options
64 */
65#define CONFIG_BOOTP_BOOTFILESIZE
66#define CONFIG_BOOTP_BOOTPATH
67#define CONFIG_BOOTP_GATEWAY
68#define CONFIG_BOOTP_HOSTNAME
69
Jon Loeliger659e2f62007-07-10 09:10:49 -050070/*
Jon Loeliger8353e132007-07-08 14:14:17 -050071 * Command line configuration.
72 */
73#include <config_cmd_default.h>
Marian Balakowicz78b123c2006-05-09 11:54:44 +020074
TsiChung Liewdd9f0542010-03-11 22:12:53 -060075#define CONFIG_CMD_CACHE
Jon Loeliger8353e132007-07-08 14:14:17 -050076#define CONFIG_CMD_PING
77#define CONFIG_CMD_NET
TsiChungLiewf28e1bd2007-08-15 20:32:06 -050078#define CONFIG_CMD_MII
79#define CONFIG_CMD_ELF
80#define CONFIG_CMD_FLASH
81#define CONFIG_CMD_I2C
82#define CONFIG_CMD_MEMORY
83#define CONFIG_CMD_MISC
Jon Loeliger8353e132007-07-08 14:14:17 -050084
85#undef CONFIG_CMD_LOADS
Richard Retanubun8706ef32009-01-23 14:07:05 -050086#define CONFIG_CMD_LOADB
87#define CONFIG_CMDLINE_EDITING 1 /* enables command line history */
88#define CONFIG_SYS_HUSH_PARSER /* Use the HUSH parser */
89#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Jon Loeliger8353e132007-07-08 14:14:17 -050090
TsiChungLiewf28e1bd2007-08-15 20:32:06 -050091#define CONFIG_MCFFEC
92#ifdef CONFIG_MCFFEC
TsiChungLiewf28e1bd2007-08-15 20:32:06 -050093# define CONFIG_MII 1
TsiChung Liew0f3ba7e2008-03-30 01:22:13 -050094# define CONFIG_MII_INIT 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020095# define CONFIG_SYS_DISCOVER_PHY
96# define CONFIG_SYS_RX_ETH_BUFFER 8
97# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
TsiChungLiewf28e1bd2007-08-15 20:32:06 -050098
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099# define CONFIG_SYS_FEC0_PINMUX 0
100# define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200101# define MCFFEC_TOUT_LOOP 50000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102/* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
103# ifndef CONFIG_SYS_DISCOVER_PHY
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500104# define FECDUPLEX FULL
105# define FECSPEED _100BASET
106# else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200107# ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
108# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500109# endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110# endif /* CONFIG_SYS_DISCOVER_PHY */
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500111#endif
112
113/* I2C */
114#define CONFIG_FSL_I2C
115#define CONFIG_HARD_I2C /* I2C with hw support */
116#undef CONFIG_SOFT_I2C /* I2C bit-banged */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_I2C_SPEED 80000
118#define CONFIG_SYS_I2C_SLAVE 0x7F
119#define CONFIG_SYS_I2C_OFFSET 0x00000300
120#define CONFIG_SYS_IMMR CONFIG_SYS_MBAR
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500121
Richard Retanubun8706ef32009-01-23 14:07:05 -0500122#define CONFIG_BOOTDELAY 1 /* autoboot after 1 seconds */
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500123#define CONFIG_BOOTFILE "u-boot.bin"
124#ifdef CONFIG_MCFFEC
125# define CONFIG_NET_RETRY_COUNT 5
126# define CONFIG_ETHADDR 00:e0:0c:bc:e5:60
127# define CONFIG_IPADDR 192.162.1.2
128# define CONFIG_NETMASK 255.255.255.0
129# define CONFIG_SERVERIP 192.162.1.1
130# define CONFIG_GATEWAYIP 192.162.1.1
131# define CONFIG_OVERWRITE_ETHADDR_ONCE
132#endif /* FEC_ENET */
133
Richard Retanubun8706ef32009-01-23 14:07:05 -0500134#define CONFIG_HOSTNAME M5271EVB
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500135#define CONFIG_EXTRA_ENV_SETTINGS \
136 "netdev=eth0\0" \
137 "loadaddr=10000\0" \
Richard Retanubun8706ef32009-01-23 14:07:05 -0500138 "uboot=u-boot.bin\0" \
139 "load=tftp $loadaddr $uboot\0" \
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500140 "upd=run load; run prog\0" \
Richard Retanubun8706ef32009-01-23 14:07:05 -0500141 "prog=prot off ffe00000 ffe3ffff;" \
142 "era ffe00000 ffe3ffff;" \
143 "cp.b $loadaddr ffe00000 $filesize;" \
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500144 "save\0" \
145 ""
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200146
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_PROMPT "=> "
148#define CONFIG_SYS_LONGHELP /* undef to save memory */
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200149
Jon Loeliger8353e132007-07-08 14:14:17 -0500150#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200151#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200152#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200154#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
156#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
157#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200158
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_LOAD_ADDR 0x00100000
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200160
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_MEMTEST_START 0x400
162#define CONFIG_SYS_MEMTEST_END 0x380000
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200163
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200164#define CONFIG_SYS_HZ 1000000
Richard Retanubun8706ef32009-01-23 14:07:05 -0500165
166/* Clock configuration
167 * The external oscillator is a 25.000 MHz
168 * CONFIG_SYS_CLK for ColdFire V2 sets cpu_clk (not bus_clk)
169 * bus_clk = (cpu_clk/2) (fixed ratio)
170 *
171 * If CONFIG_SYS_CLK is changed. the CONFIG_SYS_MCF_SYNCR must be updated to
172 * match the new clock speed. Max cpu_clk is 150 MHz.
173 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_CLK 100000000
Richard Retanubun8706ef32009-01-23 14:07:05 -0500175#define CONFIG_SYS_MCF_SYNCR (MCF_SYNCR_MFD_4X | MCF_SYNCR_RFD_DIV1)
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200176
177/*
178 * Low Level Configuration Settings
179 * (address mappings, register initial values, etc.)
180 * You should know what you are doing if you make changes here.
181 */
182
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_MBAR 0x40000000 /* Register Base Addrs */
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200184
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200185/*
186 * Definitions for initial stack pointer and data area (in DPRAM)
187 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188#define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
Wolfgang Denk553f0982010-10-26 13:32:32 +0200189#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in internal SRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200190#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200192
193/*
194 * Start addresses for the final memory configuration
195 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200197 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198#define CONFIG_SYS_SDRAM_BASE 0x00000000
199#define CONFIG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
200#define CONFIG_SYS_FLASH_BASE 0xffe00000
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200201
202#ifdef CONFIG_MONITOR_IS_IN_RAM
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_MONITOR_BASE 0x20000
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200204#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200206#endif
207
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208#define CONFIG_SYS_MONITOR_LEN 0x40000
209#define CONFIG_SYS_MALLOC_LEN (256 << 10)
210#define CONFIG_SYS_BOOTPARAMS_LEN (64*1024)
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200211
212/*
213 * For booting Linux, the board info and command line data
214 * have to be in the first 8 MB of memory, since this is
215 * the maximum mapped by the Linux kernel during initialization ??
216 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20))
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200218
219/* FLASH organization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
221#define CONFIG_SYS_MAX_FLASH_SECT 11 /* max number of sectors on one chip */
222#define CONFIG_SYS_FLASH_ERASE_TOUT 1000
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200223
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200225#define CONFIG_FLASH_CFI_DRIVER 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_FLASH_SIZE 0x200000
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200227
228/* Cache Configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229#define CONFIG_SYS_CACHELINE_SIZE 16
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200230
TsiChung Liewdd9f0542010-03-11 22:12:53 -0600231#define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
Wolfgang Denk553f0982010-10-26 13:32:32 +0200232 CONFIG_SYS_INIT_RAM_SIZE - 8)
TsiChung Liewdd9f0542010-03-11 22:12:53 -0600233#define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
Wolfgang Denk553f0982010-10-26 13:32:32 +0200234 CONFIG_SYS_INIT_RAM_SIZE - 4)
TsiChung Liewdd9f0542010-03-11 22:12:53 -0600235#define CONFIG_SYS_ICACHE_INV (CF_CACR_CINV | CF_CACR_INVI)
236#define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \
237 CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
238 CF_ACR_EN | CF_ACR_SM_ALL)
239#define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CINV | \
240 CF_CACR_DISD | CF_CACR_INVI | \
241 CF_CACR_CEIB | CF_CACR_DCM | \
242 CF_CACR_EUSP)
243
Richard Retanubun8706ef32009-01-23 14:07:05 -0500244/* Chip Select 0 : Boot Flash */
245#define CONFIG_SYS_CS0_BASE 0xFFE00000
246#define CONFIG_SYS_CS0_MASK 0x001F0001
247#define CONFIG_SYS_CS0_CTRL 0x00001980
248
249/* Chip Select 1 : External SRAM */
250#define CONFIG_SYS_CS1_BASE 0x30000000
251#define CONFIG_SYS_CS1_MASK 0x00070001
252#define CONFIG_SYS_CS1_CTRL 0x00001900
Marian Balakowicz78b123c2006-05-09 11:54:44 +0200253
TsiChungLiewf28e1bd2007-08-15 20:32:06 -0500254#endif /* _M5271EVB_H */