blob: e50d82963226350e2736cc0cc7d2df7b18ba967f [file] [log] [blame]
Paul Gortmaker91e25762007-01-16 11:38:14 -05001/*
2 * WindRiver SBC8349 U-Boot configuration file.
3 * Copyright (c) 2006, 2007 Wind River Systems, Inc.
4 *
5 * Paul Gortmaker <paul.gortmaker@windriver.com>
6 * Based on the MPC8349EMDS config.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27/*
28 * sbc8349 board configuration file.
29 */
30
31#ifndef __CONFIG_H
32#define __CONFIG_H
33
Paul Gortmaker91e25762007-01-16 11:38:14 -050034/*
35 * High Level Configuration Options
36 */
37#define CONFIG_E300 1 /* E300 Family */
Peter Tyser0f898602009-05-22 17:23:24 -050038#define CONFIG_MPC83xx 1 /* MPC83xx family */
Peter Tyser2c7920a2009-05-22 17:23:25 -050039#define CONFIG_MPC834x 1 /* MPC834x family */
Paul Gortmaker91e25762007-01-16 11:38:14 -050040#define CONFIG_MPC8349 1 /* MPC8349 specific */
41#define CONFIG_SBC8349 1 /* WRS SBC8349 board specific */
42
Wolfgang Denk2ae18242010-10-06 09:05:45 +020043#define CONFIG_SYS_TEXT_BASE 0xFF800000
44
Paul Gortmaker91e25762007-01-16 11:38:14 -050045/* Don't enable PCI2 on sbc834x - it doesn't exist physically. */
46#undef CONFIG_MPC83XX_PCI2 /* support for 2nd PCI controller */
47
Paul Gortmakerc0d660f2009-08-21 16:21:58 -050048/*
49 * The default if PCI isn't enabled, or if no PCI clk setting is given
50 * is 66MHz; this is what the board defaults to when the PCI slot is
51 * physically empty. The board will automatically (i.e w/o jumpers)
52 * clock down to 33MHz if you insert a 33MHz PCI card.
53 */
Wolfgang Denk2ae18242010-10-06 09:05:45 +020054#ifdef CONFIG_PCI_33M
Paul Gortmaker91e25762007-01-16 11:38:14 -050055#define CONFIG_83XX_CLKIN 33000000 /* in Hz */
Paul Gortmakerc0d660f2009-08-21 16:21:58 -050056#else /* 66M */
57#define CONFIG_83XX_CLKIN 66000000 /* in Hz */
Paul Gortmaker91e25762007-01-16 11:38:14 -050058#endif
59
60#ifndef CONFIG_SYS_CLK_FREQ
Wolfgang Denk2ae18242010-10-06 09:05:45 +020061#ifdef CONFIG_PCI_33M
Paul Gortmaker91e25762007-01-16 11:38:14 -050062#define CONFIG_SYS_CLK_FREQ 33000000
63#define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_8X1
Paul Gortmakerc0d660f2009-08-21 16:21:58 -050064#else /* 66M */
65#define CONFIG_SYS_CLK_FREQ 66000000
66#define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_4X1
Paul Gortmaker91e25762007-01-16 11:38:14 -050067#endif
68#endif
69
Paul Gortmaker91e25762007-01-16 11:38:14 -050070#undef CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */
71
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020072#define CONFIG_SYS_IMMR 0xE0000000
Paul Gortmaker91e25762007-01-16 11:38:14 -050073
Joe Hershberger60e1dc12011-10-11 23:57:25 -050074#undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020075#define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest region */
76#define CONFIG_SYS_MEMTEST_END 0x00100000
Paul Gortmaker91e25762007-01-16 11:38:14 -050077
78/*
79 * DDR Setup
80 */
81#undef CONFIG_DDR_ECC /* only for ECC DDR module */
82#undef CONFIG_DDR_ECC_CMD /* use DDR ECC user commands */
83#define CONFIG_SPD_EEPROM /* use SPD EEPROM for DDR setup*/
Joe Hershberger60e1dc12011-10-11 23:57:25 -050084#define CONFIG_SYS_83XX_DDR_USES_CS0 /* WRS; Fsl board uses CS2/CS3 */
Paul Gortmaker91e25762007-01-16 11:38:14 -050085
86/*
87 * 32-bit data path mode.
88 *
89 * Please note that using this mode for devices with the real density of 64-bit
90 * effectively reduces the amount of available memory due to the effect of
91 * wrapping around while translating address to row/columns, for example in the
92 * 256MB module the upper 128MB get aliased with contents of the lower
93 * 128MB); normally this define should be used for devices with real 32-bit
94 * data path.
95 */
96#undef CONFIG_DDR_32BIT
97
Joe Hershberger60e1dc12011-10-11 23:57:25 -050098#define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
100#define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE
101#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN | \
Paul Gortmaker91e25762007-01-16 11:38:14 -0500102 DDR_SDRAM_CLK_CNTL_CLK_ADJUST_075)
103#define CONFIG_DDR_2T_TIMING
104
105#if defined(CONFIG_SPD_EEPROM)
106/*
107 * Determine DDR configuration from I2C interface.
108 */
109#define SPD_EEPROM_ADDRESS 0x52 /* DDR DIMM */
110
111#else
112/*
113 * Manually set up DDR parameters
114 * NB: manual DDR setup untested on sbc834x
115 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200116#define CONFIG_SYS_DDR_SIZE 256 /* MB */
Joe Hershberger2e651b22011-10-11 23:57:31 -0500117#define CONFIG_SYS_DDR_CS2_CONFIG (CSCONFIG_EN \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500118 | CSCONFIG_ROW_BIT_13 \
119 | CSCONFIG_COL_BIT_10)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#define CONFIG_SYS_DDR_TIMING_1 0x36332321
121#define CONFIG_SYS_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500122#define CONFIG_SYS_DDR_CONTROL 0xc2000000 /* unbuffered,no DYN_PWR */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123#define CONFIG_SYS_DDR_INTERVAL 0x04060100 /* autocharge,no open page */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500124
125#if defined(CONFIG_DDR_32BIT)
126/* set burst length to 8 for 32-bit data path */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500127 /* DLL,normal,seq,4/2.5, 8 burst len */
128#define CONFIG_SYS_DDR_MODE 0x00000023
Paul Gortmaker91e25762007-01-16 11:38:14 -0500129#else
130/* the default burst length is 4 - for 64-bit data path */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500131 /* DLL,normal,seq,4/2.5, 4 burst len */
132#define CONFIG_SYS_DDR_MODE 0x00000022
Paul Gortmaker91e25762007-01-16 11:38:14 -0500133#endif
134#endif
135
136/*
137 * SDRAM on the Local Bus
138 */
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500139#define CONFIG_SYS_LBC_SDRAM_BASE 0xF0000000 /* Localbus SDRAM */
140#define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500141
142/*
143 * FLASH on the Local Bus
144 */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500145#define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */
146#define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_FLASH_BASE 0xFF800000 /* start of FLASH */
148#define CONFIG_SYS_FLASH_SIZE 8 /* flash size in MB */
149/* #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500150
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500151#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
152 | BR_PS_16 /* 16 bit port */ \
153 | BR_MS_GPCM /* MSEL = GPCM */ \
154 | BR_V) /* valid */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500155
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500156#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
157 | OR_GPCM_XAM \
158 | OR_GPCM_CSNT \
159 | OR_GPCM_ACS_DIV2 \
160 | OR_GPCM_XACS \
161 | OR_GPCM_SCY_15 \
162 | OR_GPCM_TRLX_SET \
163 | OR_GPCM_EHTR_SET \
164 | OR_GPCM_EAD)
165 /* 0xFF806FF7 */
166
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500167 /* window base at flash base */
168#define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500169#define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | LBLAWAR_8MB)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500170
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500171#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
172#define CONFIG_SYS_MAX_FLASH_SECT 64 /* sectors per device */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500173
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#undef CONFIG_SYS_FLASH_CHECKSUM
175#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
176#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500177
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200178#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500179
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
181#define CONFIG_SYS_RAMBOOT
Paul Gortmaker91e25762007-01-16 11:38:14 -0500182#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#undef CONFIG_SYS_RAMBOOT
Paul Gortmaker91e25762007-01-16 11:38:14 -0500184#endif
185
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_SYS_INIT_RAM_LOCK 1
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500187 /* Initial RAM address */
188#define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000
189 /* Size of used area in RAM*/
190#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
Paul Gortmaker91e25762007-01-16 11:38:14 -0500191
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500192#define CONFIG_SYS_GBL_DATA_OFFSET \
193 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Paul Gortmaker91e25762007-01-16 11:38:14 -0500195
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500196#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
197#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500198
199/*
200 * Local Bus LCRR and LBCR regs
201 * LCRR: DLL bypass, Clock divider is 4
202 * External Local Bus rate is
203 * CLKIN * HRCWL_CSB_TO_CLKIN / HRCWL_LCL_BUS_TO_SCB_CLK / LCRR_CLKDIV
204 */
Kim Phillipsc7190f02009-09-25 18:19:44 -0500205#define CONFIG_SYS_LCRR_DBYP LCRR_DBYP
206#define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_4
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#define CONFIG_SYS_LBC_LBCR 0x00000000
Paul Gortmaker91e25762007-01-16 11:38:14 -0500208
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#undef CONFIG_SYS_LB_SDRAM /* if board has SDRAM on local bus */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500210
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200211#ifdef CONFIG_SYS_LB_SDRAM
Paul Gortmaker91e25762007-01-16 11:38:14 -0500212/* Local bus BR2, OR2 definition for SDRAM if soldered on the board*/
213/*
214 * Base Register 2 and Option Register 2 configure SDRAM.
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200215 * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000.
Paul Gortmaker91e25762007-01-16 11:38:14 -0500216 *
217 * For BR2, need:
218 * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0
219 * port-size = 32-bits = BR2[19:20] = 11
220 * no parity checking = BR2[21:22] = 00
221 * SDRAM for MSEL = BR2[24:26] = 011
222 * Valid = BR[31] = 1
223 *
224 * 0 4 8 12 16 20 24 28
225 * 1111 0000 0000 0000 0001 1000 0110 0001 = F0001861
Paul Gortmaker91e25762007-01-16 11:38:14 -0500226 */
227
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500228#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_LBC_SDRAM_BASE \
229 | BR_PS_32 \
230 | BR_MS_SDRAM \
231 | BR_V)
232 /* 0xF0001861 */
233#define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_LBC_SDRAM_BASE
234#define CONFIG_SYS_LBLAWAR2_PRELIM (LBLAWAR_EN | LBLAWAR_64MB)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500235
236/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200237 * The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64.
Paul Gortmaker91e25762007-01-16 11:38:14 -0500238 *
239 * For OR2, need:
240 * 64MB mask for AM, OR2[0:7] = 1111 1100
241 * XAM, OR2[17:18] = 11
242 * 9 columns OR2[19-21] = 010
243 * 13 rows OR2[23-25] = 100
244 * EAD set for extra time OR[31] = 1
245 *
246 * 0 4 8 12 16 20 24 28
247 * 1111 1100 0000 0000 0110 1001 0000 0001 = FC006901
248 */
249
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500250#define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_LBC_SDRAM_SIZE) \
251 | OR_SDRAM_XAM \
252 | ((9 - OR_SDRAM_MIN_COLS) << OR_SDRAM_COLS_SHIFT) \
253 | ((13 - OR_SDRAM_MIN_ROWS) << OR_SDRAM_ROWS_SHIFT) \
254 | OR_SDRAM_EAD)
255 /* 0xFC006901 */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500256
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500257 /* LB sdram refresh timer, about 6us */
258#define CONFIG_SYS_LBC_LSRT 0x32000000
259 /* LB refresh timer prescal, 266MHz/32 */
260#define CONFIG_SYS_LBC_MRTPR 0x20000000
Paul Gortmaker91e25762007-01-16 11:38:14 -0500261
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500262#define CONFIG_SYS_LBC_LSDMR_COMMON (LSDMR_RFEN \
263 | LSDMR_BSMA1516 \
264 | LSDMR_RFCR8 \
265 | LSDMR_PRETOACT6 \
266 | LSDMR_ACTTORW3 \
267 | LSDMR_BL8 \
268 | LSDMR_WRC3 \
269 | LSDMR_CL3)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500270
271/*
272 * SDRAM Controller configuration sequence.
273 */
Kumar Gala540dcf12009-03-26 01:34:39 -0500274#define CONFIG_SYS_LBC_LSDMR_1 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_PCHALL)
275#define CONFIG_SYS_LBC_LSDMR_2 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
276#define CONFIG_SYS_LBC_LSDMR_3 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
277#define CONFIG_SYS_LBC_LSDMR_4 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_MRW)
278#define CONFIG_SYS_LBC_LSDMR_5 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_NORMAL)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500279#endif
280
281/*
282 * Serial Port
283 */
284#define CONFIG_CONS_INDEX 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_NS16550
286#define CONFIG_SYS_NS16550_SERIAL
287#define CONFIG_SYS_NS16550_REG_SIZE 1
288#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500289
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200290#define CONFIG_SYS_BAUDRATE_TABLE \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500291 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
Paul Gortmaker91e25762007-01-16 11:38:14 -0500292
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200293#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
294#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500295
Kim Phillips22d71a72007-02-27 18:41:08 -0600296#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
Kim Phillipsa059e902010-04-15 17:36:05 -0500297#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500298/* Use the HUSH parser */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200299#define CONFIG_SYS_HUSH_PARSER
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500300#ifdef CONFIG_SYS_HUSH_PARSER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200301#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Paul Gortmaker91e25762007-01-16 11:38:14 -0500302#endif
303
304/* pass open firmware flat tree */
Paul Gortmakere4968652007-12-20 12:58:51 -0500305#define CONFIG_OF_LIBFDT 1
Paul Gortmaker91e25762007-01-16 11:38:14 -0500306#define CONFIG_OF_BOARD_SETUP 1
Kim Phillips5b8bc602007-12-20 14:09:22 -0600307#define CONFIG_OF_STDOUT_VIA_ALIAS 1
Paul Gortmaker91e25762007-01-16 11:38:14 -0500308
309/* I2C */
310#define CONFIG_HARD_I2C /* I2C with hardware support*/
311#undef CONFIG_SOFT_I2C /* I2C bit-banged */
312#define CONFIG_FSL_I2C
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500313#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
314#define CONFIG_SYS_I2C_SLAVE 0x7F
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200315#define CONFIG_SYS_I2C_NOPROBES {0x69} /* Don't probe these addrs */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500316#define CONFIG_SYS_I2C1_OFFSET 0x3000
317#define CONFIG_SYS_I2C2_OFFSET 0x3100
318#define CONFIG_SYS_I2C_OFFSET CONFIG_SYS_I2C2_OFFSET
Paul Gortmakerefaf6f12009-10-02 18:54:20 -0400319/* could also use CONFIG_I2C_MULTI_BUS and CONFIG_SYS_SPD_BUS_NUM... */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500320
321/* TSEC */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200322#define CONFIG_SYS_TSEC1_OFFSET 0x24000
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500323#define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200324#define CONFIG_SYS_TSEC2_OFFSET 0x25000
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500325#define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500326
327/*
328 * General PCI
329 * Addresses are mapped 1-1.
330 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200331#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
332#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
333#define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */
334#define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000
335#define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
336#define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500337#define CONFIG_SYS_PCI1_IO_BASE 0x00000000
338#define CONFIG_SYS_PCI1_IO_PHYS 0xE2000000
339#define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500340
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_PCI2_MEM_BASE 0xA0000000
342#define CONFIG_SYS_PCI2_MEM_PHYS CONFIG_SYS_PCI2_MEM_BASE
343#define CONFIG_SYS_PCI2_MEM_SIZE 0x10000000 /* 256M */
344#define CONFIG_SYS_PCI2_MMIO_BASE 0xB0000000
345#define CONFIG_SYS_PCI2_MMIO_PHYS CONFIG_SYS_PCI2_MMIO_BASE
346#define CONFIG_SYS_PCI2_MMIO_SIZE 0x10000000 /* 256M */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500347#define CONFIG_SYS_PCI2_IO_BASE 0x00000000
348#define CONFIG_SYS_PCI2_IO_PHYS 0xE2100000
349#define CONFIG_SYS_PCI2_IO_SIZE 0x00100000 /* 1M */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500350
351#if defined(CONFIG_PCI)
352
353#define PCI_64BIT
354#define PCI_ONE_PCI1
355#if defined(PCI_64BIT)
356#undef PCI_ALL_PCI1
357#undef PCI_TWO_PCI1
358#undef PCI_ONE_PCI1
359#endif
360
Paul Gortmaker91e25762007-01-16 11:38:14 -0500361#define CONFIG_PCI_PNP /* do pci plug-and-play */
362
363#undef CONFIG_EEPRO100
364#undef CONFIG_TULIP
365
366#if !defined(CONFIG_PCI_PNP)
367 #define PCI_ENET0_IOADDR 0xFIXME
368 #define PCI_ENET0_MEMADDR 0xFIXME
369 #define PCI_IDSEL_NUMBER 0xFIXME
370#endif
371
372#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200373#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500374
375#endif /* CONFIG_PCI */
376
377/*
378 * TSEC configuration
379 */
380#define CONFIG_TSEC_ENET /* TSEC ethernet support */
381
382#if defined(CONFIG_TSEC_ENET)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500383
Kim Phillips255a35772007-05-16 16:52:19 -0500384#define CONFIG_TSEC1 1
385#define CONFIG_TSEC1_NAME "TSEC0"
386#define CONFIG_TSEC2 1
387#define CONFIG_TSEC2_NAME "TSEC1"
Paul Gortmaker91e25762007-01-16 11:38:14 -0500388#define CONFIG_PHY_BCM5421S 1
389#define TSEC1_PHY_ADDR 0x19
390#define TSEC2_PHY_ADDR 0x1a
391#define TSEC1_PHYIDX 0
392#define TSEC2_PHYIDX 0
Andy Fleming3a790132007-08-15 20:03:25 -0500393#define TSEC1_FLAGS TSEC_GIGABIT
394#define TSEC2_FLAGS TSEC_GIGABIT
Paul Gortmaker91e25762007-01-16 11:38:14 -0500395
396/* Options are: TSEC[0-1] */
397#define CONFIG_ETHPRIME "TSEC0"
398
399#endif /* CONFIG_TSEC_ENET */
400
401/*
402 * Environment
403 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200404#ifndef CONFIG_SYS_RAMBOOT
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200405 #define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200406 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200407 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */
408 #define CONFIG_ENV_SIZE 0x2000
Paul Gortmaker91e25762007-01-16 11:38:14 -0500409
410/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200411#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
412#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500413
414#else
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500415 #define CONFIG_SYS_NO_FLASH 1 /* Flash is not usable now */
Jean-Christophe PLAGNIOL-VILLARD93f6d722008-09-10 22:48:00 +0200416 #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200417 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200418 #define CONFIG_ENV_SIZE 0x2000
Paul Gortmaker91e25762007-01-16 11:38:14 -0500419#endif
420
421#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200422#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500423
Jon Loeliger866e3082007-07-04 22:30:58 -0500424
425/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500426 * BOOTP options
427 */
428#define CONFIG_BOOTP_BOOTFILESIZE
429#define CONFIG_BOOTP_BOOTPATH
430#define CONFIG_BOOTP_GATEWAY
431#define CONFIG_BOOTP_HOSTNAME
432
433
434/*
Jon Loeliger866e3082007-07-04 22:30:58 -0500435 * Command line configuration.
436 */
437#include <config_cmd_default.h>
438
439#define CONFIG_CMD_I2C
440#define CONFIG_CMD_MII
441#define CONFIG_CMD_PING
442
Paul Gortmaker91e25762007-01-16 11:38:14 -0500443#if defined(CONFIG_PCI)
Paul Gortmakere4968652007-12-20 12:58:51 -0500444 #define CONFIG_CMD_PCI
Paul Gortmaker91e25762007-01-16 11:38:14 -0500445#endif
446
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200447#if defined(CONFIG_SYS_RAMBOOT)
Mike Frysingerbdab39d2009-01-28 19:08:14 -0500448 #undef CONFIG_CMD_SAVEENV
Jon Loeliger866e3082007-07-04 22:30:58 -0500449 #undef CONFIG_CMD_LOADS
450#endif
451
Paul Gortmaker91e25762007-01-16 11:38:14 -0500452
453#undef CONFIG_WATCHDOG /* watchdog disabled */
454
455/*
456 * Miscellaneous configurable options
457 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200458#define CONFIG_SYS_LONGHELP /* undef to save memory */
459#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
460#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500461
Jon Loeliger866e3082007-07-04 22:30:58 -0500462#if defined(CONFIG_CMD_KGDB)
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500463 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500464#else
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500465 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500466#endif
467
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500468 /* Print Buffer Size */
469#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
470#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
471 /* Boot Argument Buffer Size */
472#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
473#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500474
475/*
476 * For booting Linux, the board info and command line data
Ira W. Snyder9f530d52010-09-10 15:42:32 -0700477 * have to be in the first 256 MB of memory, since this is
Paul Gortmaker91e25762007-01-16 11:38:14 -0500478 * the maximum mapped by the Linux kernel during initialization.
479 */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500480 /* Initial Memory map for Linux*/
481#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500482
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200483#define CONFIG_SYS_RCWH_PCIHOST 0x80000000 /* PCIHOST */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500484
485#if 1 /*528/264*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200486#define CONFIG_SYS_HRCW_LOW (\
Paul Gortmaker91e25762007-01-16 11:38:14 -0500487 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
488 HRCWL_DDR_TO_SCB_CLK_1X1 |\
489 HRCWL_CSB_TO_CLKIN |\
490 HRCWL_VCO_1X2 |\
491 HRCWL_CORE_TO_CSB_2X1)
492#elif 0 /*396/132*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200493#define CONFIG_SYS_HRCW_LOW (\
Paul Gortmaker91e25762007-01-16 11:38:14 -0500494 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
495 HRCWL_DDR_TO_SCB_CLK_1X1 |\
496 HRCWL_CSB_TO_CLKIN |\
497 HRCWL_VCO_1X4 |\
498 HRCWL_CORE_TO_CSB_3X1)
499#elif 0 /*264/132*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200500#define CONFIG_SYS_HRCW_LOW (\
Paul Gortmaker91e25762007-01-16 11:38:14 -0500501 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
502 HRCWL_DDR_TO_SCB_CLK_1X1 |\
503 HRCWL_CSB_TO_CLKIN |\
504 HRCWL_VCO_1X4 |\
505 HRCWL_CORE_TO_CSB_2X1)
506#elif 0 /*132/132*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200507#define CONFIG_SYS_HRCW_LOW (\
Paul Gortmaker91e25762007-01-16 11:38:14 -0500508 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
509 HRCWL_DDR_TO_SCB_CLK_1X1 |\
510 HRCWL_CSB_TO_CLKIN |\
511 HRCWL_VCO_1X4 |\
512 HRCWL_CORE_TO_CSB_1X1)
513#elif 0 /*264/264 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200514#define CONFIG_SYS_HRCW_LOW (\
Paul Gortmaker91e25762007-01-16 11:38:14 -0500515 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
516 HRCWL_DDR_TO_SCB_CLK_1X1 |\
517 HRCWL_CSB_TO_CLKIN |\
518 HRCWL_VCO_1X4 |\
519 HRCWL_CORE_TO_CSB_1X1)
520#endif
521
522#if defined(PCI_64BIT)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200523#define CONFIG_SYS_HRCW_HIGH (\
Paul Gortmaker91e25762007-01-16 11:38:14 -0500524 HRCWH_PCI_HOST |\
525 HRCWH_64_BIT_PCI |\
526 HRCWH_PCI1_ARBITER_ENABLE |\
527 HRCWH_PCI2_ARBITER_DISABLE |\
528 HRCWH_CORE_ENABLE |\
529 HRCWH_FROM_0X00000100 |\
530 HRCWH_BOOTSEQ_DISABLE |\
531 HRCWH_SW_WATCHDOG_DISABLE |\
532 HRCWH_ROM_LOC_LOCAL_16BIT |\
533 HRCWH_TSEC1M_IN_GMII |\
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500534 HRCWH_TSEC2M_IN_GMII)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500535#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200536#define CONFIG_SYS_HRCW_HIGH (\
Paul Gortmaker91e25762007-01-16 11:38:14 -0500537 HRCWH_PCI_HOST |\
538 HRCWH_32_BIT_PCI |\
539 HRCWH_PCI1_ARBITER_ENABLE |\
540 HRCWH_PCI2_ARBITER_ENABLE |\
541 HRCWH_CORE_ENABLE |\
542 HRCWH_FROM_0X00000100 |\
543 HRCWH_BOOTSEQ_DISABLE |\
544 HRCWH_SW_WATCHDOG_DISABLE |\
545 HRCWH_ROM_LOC_LOCAL_16BIT |\
546 HRCWH_TSEC1M_IN_GMII |\
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500547 HRCWH_TSEC2M_IN_GMII)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500548#endif
549
550/* System IO Config */
Kim Phillips3c9b1ee2009-06-05 14:11:33 -0500551#define CONFIG_SYS_SICRH 0
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200552#define CONFIG_SYS_SICRL SICRL_LDP_A
Paul Gortmaker91e25762007-01-16 11:38:14 -0500553
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200554#define CONFIG_SYS_HID0_INIT 0x000000000
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500555#define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK \
556 | HID0_ENABLE_INSTRUCTION_CACHE)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500557
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500558/* #define CONFIG_SYS_HID0_FINAL (\
Paul Gortmaker91e25762007-01-16 11:38:14 -0500559 HID0_ENABLE_INSTRUCTION_CACHE |\
560 HID0_ENABLE_M_BIT |\
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500561 HID0_ENABLE_ADDRESS_BROADCAST) */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500562
563
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200564#define CONFIG_SYS_HID2 HID2_HBE
Paul Gortmaker91e25762007-01-16 11:38:14 -0500565
Becky Bruce31d82672008-05-08 19:02:12 -0500566#define CONFIG_HIGH_BATS 1 /* High BATs supported */
567
Paul Gortmaker91e25762007-01-16 11:38:14 -0500568/* DDR @ 0x00000000 */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500569#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE \
Joe Hershberger72cd4082011-10-11 23:57:28 -0500570 | BATL_PP_RW \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500571 | BATL_MEMCOHERENCE)
572#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE \
573 | BATU_BL_256M \
574 | BATU_VS \
575 | BATU_VP)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500576
577/* PCI @ 0x80000000 */
578#ifdef CONFIG_PCI
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500579#define CONFIG_SYS_IBAT1L (CONFIG_SYS_PCI1_MEM_BASE \
Joe Hershberger72cd4082011-10-11 23:57:28 -0500580 | BATL_PP_RW \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500581 | BATL_MEMCOHERENCE)
582#define CONFIG_SYS_IBAT1U (CONFIG_SYS_PCI1_MEM_BASE \
583 | BATU_BL_256M \
584 | BATU_VS \
585 | BATU_VP)
586#define CONFIG_SYS_IBAT2L (CONFIG_SYS_PCI1_MMIO_BASE \
Joe Hershberger72cd4082011-10-11 23:57:28 -0500587 | BATL_PP_RW \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500588 | BATL_CACHEINHIBIT \
589 | BATL_GUARDEDSTORAGE)
590#define CONFIG_SYS_IBAT2U (CONFIG_SYS_PCI1_MMIO_BASE \
591 | BATU_BL_256M \
592 | BATU_VS \
593 | BATU_VP)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500594#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200595#define CONFIG_SYS_IBAT1L (0)
596#define CONFIG_SYS_IBAT1U (0)
597#define CONFIG_SYS_IBAT2L (0)
598#define CONFIG_SYS_IBAT2U (0)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500599#endif
600
601#ifdef CONFIG_MPC83XX_PCI2
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500602#define CONFIG_SYS_IBAT3L (CONFIG_SYS_PCI2_MEM_BASE \
Joe Hershberger72cd4082011-10-11 23:57:28 -0500603 | BATL_PP_RW \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500604 | BATL_MEMCOHERENCE)
605#define CONFIG_SYS_IBAT3U (CONFIG_SYS_PCI2_MEM_BASE \
606 | BATU_BL_256M \
607 | BATU_VS \
608 | BATU_VP)
609#define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCI2_MMIO_BASE \
Joe Hershberger72cd4082011-10-11 23:57:28 -0500610 | BATL_PP_RW \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500611 | BATL_CACHEINHIBIT \
612 | BATL_GUARDEDSTORAGE)
613#define CONFIG_SYS_IBAT4U (CONFIG_SYS_PCI2_MMIO_BASE \
614 | BATU_BL_256M \
615 | BATU_VS \
616 | BATU_VP)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500617#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200618#define CONFIG_SYS_IBAT3L (0)
619#define CONFIG_SYS_IBAT3U (0)
620#define CONFIG_SYS_IBAT4L (0)
621#define CONFIG_SYS_IBAT4U (0)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500622#endif
623
624/* IMMRBAR @ 0xE0000000, PCI IO @ 0xE2000000 */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500625#define CONFIG_SYS_IBAT5L (CONFIG_SYS_IMMR \
Joe Hershberger72cd4082011-10-11 23:57:28 -0500626 | BATL_PP_RW \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500627 | BATL_CACHEINHIBIT \
628 | BATL_GUARDEDSTORAGE)
629#define CONFIG_SYS_IBAT5U (CONFIG_SYS_IMMR \
630 | BATU_BL_256M \
631 | BATU_VS \
632 | BATU_VP)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500633
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500634/* LBC SDRAM @ 0xF0000000, stack in DCACHE 0xFDF00000 & FLASH @ 0xFE000000 */
635#define CONFIG_SYS_IBAT6L (CONFIG_SYS_LBC_SDRAM_BASE \
Joe Hershberger72cd4082011-10-11 23:57:28 -0500636 | BATL_PP_RW \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500637 | BATL_MEMCOHERENCE \
638 | BATL_GUARDEDSTORAGE)
Joe Hershberger7d6a0982011-10-11 23:57:30 -0500639#define CONFIG_SYS_IBAT6U (CONFIG_SYS_LBC_SDRAM_BASE \
640 | BATU_BL_256M \
641 | BATU_VS \
642 | BATU_VP)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500643
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200644#define CONFIG_SYS_IBAT7L (0)
645#define CONFIG_SYS_IBAT7U (0)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500646
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200647#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
648#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
649#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
650#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
651#define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L
652#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
653#define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
654#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
655#define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L
656#define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U
657#define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L
658#define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U
659#define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L
660#define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
661#define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
662#define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
Paul Gortmaker91e25762007-01-16 11:38:14 -0500663
Jon Loeliger866e3082007-07-04 22:30:58 -0500664#if defined(CONFIG_CMD_KGDB)
Paul Gortmaker91e25762007-01-16 11:38:14 -0500665#define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */
666#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
667#endif
668
669/*
670 * Environment Configuration
671 */
672#define CONFIG_ENV_OVERWRITE
673
674#if defined(CONFIG_TSEC_ENET)
Andy Fleming10327dc2007-08-16 16:35:02 -0500675#define CONFIG_HAS_ETH0
Paul Gortmaker91e25762007-01-16 11:38:14 -0500676#define CONFIG_HAS_ETH1
Paul Gortmaker91e25762007-01-16 11:38:14 -0500677#endif
678
Paul Gortmaker91e25762007-01-16 11:38:14 -0500679#define CONFIG_HOSTNAME SBC8349
Joe Hershberger8b3637c2011-10-13 13:03:47 +0000680#define CONFIG_ROOTPATH "/tftpboot/rootfs"
Joe Hershbergerb3f44c22011-10-13 13:03:48 +0000681#define CONFIG_BOOTFILE "uImage"
Paul Gortmaker91e25762007-01-16 11:38:14 -0500682
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500683 /* default location for tftp and bootm */
684#define CONFIG_LOADADDR 800000
Paul Gortmaker91e25762007-01-16 11:38:14 -0500685
686#define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500687#undef CONFIG_BOOTARGS /* the boot command will set bootargs */
Paul Gortmaker91e25762007-01-16 11:38:14 -0500688
689#define CONFIG_BAUDRATE 115200
690
691#define CONFIG_EXTRA_ENV_SETTINGS \
692 "netdev=eth0\0" \
Detlev Zundela99715b2008-04-18 14:50:01 +0200693 "hostname=sbc8349\0" \
Paul Gortmaker91e25762007-01-16 11:38:14 -0500694 "nfsargs=setenv bootargs root=/dev/nfs rw " \
695 "nfsroot=${serverip}:${rootpath}\0" \
696 "ramargs=setenv bootargs root=/dev/ram rw\0" \
697 "addip=setenv bootargs ${bootargs} " \
698 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
699 ":${hostname}:${netdev}:off panic=1\0" \
700 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
701 "flash_nfs=run nfsargs addip addtty;" \
702 "bootm ${kernel_addr}\0" \
703 "flash_self=run ramargs addip addtty;" \
704 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
705 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
706 "bootm\0" \
707 "load=tftp 100000 /tftpboot/sbc8349/u-boot.bin\0" \
Paul Gortmakerfe613cd2009-07-23 17:10:55 -0400708 "update=protect off ff800000 ff83ffff; " \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500709 "era ff800000 ff83ffff; cp.b 100000 ff800000 ${filesize}\0" \
Detlev Zundeld8ab58b2008-03-06 16:45:53 +0100710 "upd=run load update\0" \
Kim Phillips79f516b2009-08-21 16:34:38 -0500711 "fdtaddr=780000\0" \
Detlev Zundela99715b2008-04-18 14:50:01 +0200712 "fdtfile=sbc8349.dtb\0" \
Paul Gortmaker91e25762007-01-16 11:38:14 -0500713 ""
714
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500715#define CONFIG_NFSBOOTCOMMAND \
716 "setenv bootargs root=/dev/nfs rw " \
717 "nfsroot=$serverip:$rootpath " \
718 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \
719 "$netdev:off " \
720 "console=$consoledev,$baudrate $othbootargs;" \
721 "tftp $loadaddr $bootfile;" \
722 "tftp $fdtaddr $fdtfile;" \
723 "bootm $loadaddr - $fdtaddr"
Paul Gortmaker91e25762007-01-16 11:38:14 -0500724
725#define CONFIG_RAMBOOTCOMMAND \
Joe Hershberger60e1dc12011-10-11 23:57:25 -0500726 "setenv bootargs root=/dev/ram rw " \
727 "console=$consoledev,$baudrate $othbootargs;" \
728 "tftp $ramdiskaddr $ramdiskfile;" \
729 "tftp $loadaddr $bootfile;" \
730 "tftp $fdtaddr $fdtfile;" \
731 "bootm $loadaddr $ramdiskaddr $fdtaddr"
Paul Gortmaker91e25762007-01-16 11:38:14 -0500732
733#define CONFIG_BOOTCOMMAND "run flash_self"
734
735#endif /* __CONFIG_H */