blob: f60f21f39f1103517bdd5c70d7d63e53a5105ac1 [file] [log] [blame]
Tom Warren3f82b1d2011-01-27 10:58:05 +00001/*
2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <ns16550.h>
Jimmy Zhangc5b34a22012-04-10 05:17:06 +000026#include <linux/compiler.h>
Tom Warren3f82b1d2011-01-27 10:58:05 +000027#include <asm/io.h>
Simon Glassb4ba2be2011-08-30 06:23:13 +000028#include <asm/arch/clock.h>
Tom Warren6d6c0ba2012-12-11 13:34:17 +000029#ifdef CONFIG_LCD
Simon Glass1b24a502012-10-17 13:24:52 +000030#include <asm/arch/display.h>
Tom Warren6d6c0ba2012-12-11 13:34:17 +000031#endif
Lucas Stachc0720af2012-09-29 10:02:09 +000032#include <asm/arch/funcmux.h>
Tom Warren3f82b1d2011-01-27 10:58:05 +000033#include <asm/arch/pinmux.h>
Simon Glass87236262012-04-02 13:18:54 +000034#include <asm/arch/pmu.h>
Tom Warren6d6c0ba2012-12-11 13:34:17 +000035#ifdef CONFIG_PWM_TEGRA
Simon Glasse1ae0d12012-10-17 13:24:49 +000036#include <asm/arch/pwm.h>
Tom Warren6d6c0ba2012-12-11 13:34:17 +000037#endif
Tom Warren150c2492012-09-19 15:50:56 -070038#include <asm/arch/tegra.h>
Tom Warren150c2492012-09-19 15:50:56 -070039#include <asm/arch-tegra/board.h>
40#include <asm/arch-tegra/clk_rst.h>
41#include <asm/arch-tegra/pmc.h>
42#include <asm/arch-tegra/sys_proto.h>
43#include <asm/arch-tegra/uart.h>
44#include <asm/arch-tegra/warmboot.h>
Tom Warren6d6c0ba2012-12-11 13:34:17 +000045#ifdef CONFIG_TEGRA_CLOCK_SCALING
46#include <asm/arch/emc.h>
47#endif
48#ifdef CONFIG_USB_EHCI_TEGRA
Lucas Stach7ae18f32013-02-07 07:16:29 +000049#include <asm/arch-tegra/usb.h>
Jim Lin7e44d932013-06-21 19:05:47 +080050#include <asm/arch/usb.h>
Tom Warren6d6c0ba2012-12-11 13:34:17 +000051#endif
Tom Warrenc9aa8312013-02-21 12:31:30 +000052#ifdef CONFIG_TEGRA_MMC
Tom Warren190be1f2013-02-26 12:26:55 -070053#include <asm/arch-tegra/tegra_mmc.h>
Tom Warrenc9aa8312013-02-21 12:31:30 +000054#include <asm/arch-tegra/mmc.h>
55#endif
Simon Glasscb445fb2012-02-03 15:13:57 +000056#include <i2c.h>
Tom Warren6d6c0ba2012-12-11 13:34:17 +000057#include <spi.h>
Jimmy Zhangc5b34a22012-04-10 05:17:06 +000058#include "emc.h"
Tom Warren3f82b1d2011-01-27 10:58:05 +000059
60DECLARE_GLOBAL_DATA_PTR;
61
Tom Warren29f3e3f2012-09-04 17:00:24 -070062const struct tegra_sysinfo sysinfo = {
63 CONFIG_TEGRA_BOARD_STRING
Tom Warren3f82b1d2011-01-27 10:58:05 +000064};
65
Allen Martin45ec5b22012-08-31 08:30:08 +000066#ifndef CONFIG_SPL_BUILD
Tom Warren3f82b1d2011-01-27 10:58:05 +000067/*
68 * Routine: timer_init
69 * Description: init the timestamp and lastinc value
70 */
71int timer_init(void)
72{
Tom Warren3f82b1d2011-01-27 10:58:05 +000073 return 0;
74}
Allen Martin45ec5b22012-08-31 08:30:08 +000075#endif
Tom Warren3f82b1d2011-01-27 10:58:05 +000076
Simon Glassf10393e2012-02-27 10:52:50 +000077void __pin_mux_usb(void)
78{
79}
80
81void pin_mux_usb(void) __attribute__((weak, alias("__pin_mux_usb")));
82
Stephen Warrene0284942012-06-12 08:33:40 +000083void __pin_mux_spi(void)
84{
85}
86
87void pin_mux_spi(void) __attribute__((weak, alias("__pin_mux_spi")));
88
Lucas Stach0cd10c72012-09-25 20:21:14 +000089void __gpio_early_init_uart(void)
90{
91}
92
93void gpio_early_init_uart(void)
94__attribute__((weak, alias("__gpio_early_init_uart")));
95
Lucas Stachc0720af2012-09-29 10:02:09 +000096void __pin_mux_nand(void)
97{
98 funcmux_select(PERIPH_ID_NDFLASH, FUNCMUX_DEFAULT);
99}
100
101void pin_mux_nand(void) __attribute__((weak, alias("__pin_mux_nand")));
102
Marc Dietrich716d9432012-11-25 11:26:11 +0000103void __pin_mux_display(void)
104{
105}
106
107void pin_mux_display(void) __attribute__((weak, alias("__pin_mux_display")));
108
Tom Warrenf4ef6662011-04-14 12:09:41 +0000109/*
Wei Ni5aff0212012-04-02 13:18:58 +0000110 * Routine: power_det_init
111 * Description: turn off power detects
112 */
113static void power_det_init(void)
114{
Allen Martin00a27492012-08-31 08:30:00 +0000115#if defined(CONFIG_TEGRA20)
Tom Warren29f3e3f2012-09-04 17:00:24 -0700116 struct pmc_ctlr *const pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE;
Wei Ni5aff0212012-04-02 13:18:58 +0000117
118 /* turn off power detects */
119 writel(0, &pmc->pmc_pwr_det_latch);
120 writel(0, &pmc->pmc_pwr_det);
121#endif
122}
123
124/*
Tom Warren3f82b1d2011-01-27 10:58:05 +0000125 * Routine: board_init
126 * Description: Early hardware init.
127 */
128int board_init(void)
129{
Jimmy Zhangc5b34a22012-04-10 05:17:06 +0000130 __maybe_unused int err;
131
Simon Glassa04eba92011-11-05 04:46:51 +0000132 /* Do clocks and UART first so that printf() works */
Simon Glass4ed59e72011-09-21 12:40:04 +0000133 clock_init();
134 clock_verify();
135
Allen Martin78f47b72013-03-16 18:58:07 +0000136#ifdef CONFIG_FDT_SPI
Stephen Warrene0284942012-06-12 08:33:40 +0000137 pin_mux_spi();
Tom Warren9112ef82011-11-05 09:48:11 +0000138 spi_init();
139#endif
Allen Martinb19f5742013-01-29 13:51:28 +0000140
Simon Glasse1ae0d12012-10-17 13:24:49 +0000141#ifdef CONFIG_PWM_TEGRA
142 if (pwm_init(gd->fdt_blob))
143 debug("%s: Failed to init pwm\n", __func__);
144#endif
Simon Glass1b24a502012-10-17 13:24:52 +0000145#ifdef CONFIG_LCD
Marc Dietrich716d9432012-11-25 11:26:11 +0000146 pin_mux_display();
Simon Glass1b24a502012-10-17 13:24:52 +0000147 tegra_lcd_check_next_stage(gd->fdt_blob, 0);
148#endif
Tom Warren3f82b1d2011-01-27 10:58:05 +0000149 /* boot param addr */
150 gd->bd->bi_boot_params = (NV_PA_SDRAM_BASE + 0x100);
Wei Ni5aff0212012-04-02 13:18:58 +0000151
152 power_det_init();
153
Simon Glasscb445fb2012-02-03 15:13:57 +0000154#ifdef CONFIG_TEGRA_I2C
155#ifndef CONFIG_SYS_I2C_INIT_BOARD
156#error "You must define CONFIG_SYS_I2C_INIT_BOARD to use i2c on Nvidia boards"
157#endif
158 i2c_init_board();
Simon Glass87236262012-04-02 13:18:54 +0000159# ifdef CONFIG_TEGRA_PMU
160 if (pmu_set_nominal())
161 debug("Failed to select nominal voltages\n");
Jimmy Zhangc5b34a22012-04-10 05:17:06 +0000162# ifdef CONFIG_TEGRA_CLOCK_SCALING
163 err = board_emc_init();
164 if (err)
165 debug("Memory controller init failed: %d\n", err);
166# endif
167# endif /* CONFIG_TEGRA_PMU */
168#endif /* CONFIG_TEGRA_I2C */
Tom Warren3f82b1d2011-01-27 10:58:05 +0000169
Simon Glassf10393e2012-02-27 10:52:50 +0000170#ifdef CONFIG_USB_EHCI_TEGRA
171 pin_mux_usb();
172 board_usb_init(gd->fdt_blob);
173#endif
Simon Glass1b24a502012-10-17 13:24:52 +0000174#ifdef CONFIG_LCD
175 tegra_lcd_check_next_stage(gd->fdt_blob, 0);
176#endif
Simon Glassf10393e2012-02-27 10:52:50 +0000177
Lucas Stachc0720af2012-09-29 10:02:09 +0000178#ifdef CONFIG_TEGRA_NAND
179 pin_mux_nand();
180#endif
181
Tom Warren29f3e3f2012-09-04 17:00:24 -0700182#ifdef CONFIG_TEGRA_LP0
Allen Martina49716a2012-08-31 08:30:11 +0000183 /* save Sdram params to PMC 2, 4, and 24 for WB0 */
184 warmboot_save_sdram_params();
185
Simon Glass67ac5792012-04-02 13:18:57 +0000186 /* prepare the WB code to LP0 location */
187 warmboot_prepare_code(TEGRA_LP0_ADDR, TEGRA_LP0_SIZE);
188#endif
189
Tom Warren3f82b1d2011-01-27 10:58:05 +0000190 return 0;
191}
Tom Warren21ef6a12011-05-31 10:30:37 +0000192
Simon Glass3e00dbd2011-09-21 12:40:03 +0000193#ifdef CONFIG_BOARD_EARLY_INIT_F
Thierry Redingcb7a1cf2012-06-04 20:02:27 +0000194static void __gpio_early_init(void)
195{
196}
197
198void gpio_early_init(void) __attribute__((weak, alias("__gpio_early_init")));
199
Simon Glass3e00dbd2011-09-21 12:40:03 +0000200int board_early_init_f(void)
201{
Tom Warren94829192013-01-28 13:32:12 +0000202#if !defined(CONFIG_TEGRA20)
Tom Warren6d6c0ba2012-12-11 13:34:17 +0000203 pinmux_init();
204#endif
Simon Glassf46a9452011-11-28 15:04:40 +0000205 board_init_uart_f();
Simon Glass3e00dbd2011-09-21 12:40:03 +0000206
207 /* Initialize periph GPIOs */
Thierry Redingcb7a1cf2012-06-04 20:02:27 +0000208 gpio_early_init();
Simon Glassa04eba92011-11-05 04:46:51 +0000209 gpio_early_init_uart();
Simon Glass1b24a502012-10-17 13:24:52 +0000210#ifdef CONFIG_LCD
211 tegra_lcd_early_init(gd->fdt_blob);
212#endif
Lucas Stach0cd10c72012-09-25 20:21:14 +0000213
Simon Glass3e00dbd2011-09-21 12:40:03 +0000214 return 0;
215}
216#endif /* EARLY_INIT */
Simon Glass1b24a502012-10-17 13:24:52 +0000217
218int board_late_init(void)
219{
220#ifdef CONFIG_LCD
221 /* Make sure we finish initing the LCD */
222 tegra_lcd_check_next_stage(gd->fdt_blob, 1);
223#endif
224 return 0;
225}
Tom Warrenc9aa8312013-02-21 12:31:30 +0000226
227#if defined(CONFIG_TEGRA_MMC)
228void __pin_mux_mmc(void)
229{
230}
231
232void pin_mux_mmc(void) __attribute__((weak, alias("__pin_mux_mmc")));
233
234/* this is a weak define that we are overriding */
235int board_mmc_init(bd_t *bd)
236{
237 debug("%s called\n", __func__);
238
239 /* Enable muxes, etc. for SDMMC controllers */
240 pin_mux_mmc();
241
242 debug("%s: init MMC\n", __func__);
243 tegra_mmc_init();
244
245 return 0;
246}
Tom Warren190be1f2013-02-26 12:26:55 -0700247
248void pad_init_mmc(struct mmc_host *host)
249{
250#if defined(CONFIG_TEGRA30)
251 enum periph_id id = host->mmc_id;
252 u32 val;
253
254 debug("%s: sdmmc address = %08x, id = %d\n", __func__,
255 (unsigned int)host->reg, id);
256
257 /* Set the pad drive strength for SDMMC1 or 3 only */
258 if (id != PERIPH_ID_SDMMC1 && id != PERIPH_ID_SDMMC3) {
259 debug("%s: settings are only valid for SDMMC1/SDMMC3!\n",
260 __func__);
261 return;
262 }
263
264 val = readl(&host->reg->sdmemcmppadctl);
265 val &= 0xFFFFFFF0;
266 val |= MEMCOMP_PADCTRL_VREF;
267 writel(val, &host->reg->sdmemcmppadctl);
268
269 val = readl(&host->reg->autocalcfg);
270 val &= 0xFFFF0000;
271 val |= AUTO_CAL_PU_OFFSET | AUTO_CAL_PD_OFFSET | AUTO_CAL_ENABLED;
272 writel(val, &host->reg->autocalcfg);
273#endif /* T30 */
274}
275#endif /* MMC */