blob: e04050ff431cc10bb7f7beb065d71c95f20cb0b3 [file] [log] [blame]
wdenk5c952cf2004-10-10 21:27:30 +00001/*
2 * (C) Copyright 2004, Psyent Corporation <www.psyent.com>
3 * Scott McNutt <smcnutt@psyent.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenk5c952cf2004-10-10 21:27:30 +00006 */
7
8#ifndef __ASM_NIOS2_IO_H_
9#define __ASM_NIOS2_IO_H_
10
Haiying Wang3a197b22007-02-21 16:52:31 +010011static inline void sync(void)
12{
13 __asm__ __volatile__ ("sync" : : : "memory");
14}
wdenk5c952cf2004-10-10 21:27:30 +000015
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010016/*
17 * Given a physical address and a length, return a virtual address
18 * that can be used to access the memory range with the caching
19 * properties specified by "flags".
20 */
Thomas Chou1cda48f2015-10-29 21:00:32 +080021#define MAP_NOCACHE 1
22#define MAP_WRCOMBINE 0
23#define MAP_WRBACK 0
24#define MAP_WRTHROUGH 0
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010025
26static inline void *
27map_physmem(phys_addr_t paddr, unsigned long len, unsigned long flags)
28{
Thomas Chou1ce61cb2015-10-27 08:30:22 +080029 DECLARE_GLOBAL_DATA_PTR;
30 if (flags)
31 return (void *)(paddr | gd->arch.io_region_base);
32 else
33 return (void *)(paddr | gd->arch.mem_region_base);
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010034}
35
36/*
37 * Take down a mapping set up by map_physmem().
38 */
39static inline void unmap_physmem(void *vaddr, unsigned long flags)
40{
41
42}
43
Kumar Gala65e43a12008-12-13 17:20:27 -060044static inline phys_addr_t virt_to_phys(void * vaddr)
45{
Thomas Chou8a3ea972015-10-22 15:38:24 +080046 DECLARE_GLOBAL_DATA_PTR;
47 if (gd->arch.has_mmu)
48 return (phys_addr_t)vaddr & 0x1fffffff;
49 else
50 return (phys_addr_t)vaddr & 0x7fffffff;
Kumar Gala65e43a12008-12-13 17:20:27 -060051}
52
Thomas Chou37e24492015-10-03 21:02:30 +080053static inline void *ioremap(unsigned long physaddr, unsigned long size)
54{
Thomas Choua64be612015-10-05 10:37:19 +080055 DECLARE_GLOBAL_DATA_PTR;
56 return (void *)(gd->arch.io_region_base | physaddr);
Thomas Chou37e24492015-10-03 21:02:30 +080057}
58
Haavard Skinnemoen812711c2007-12-13 12:56:31 +010059#define __raw_writeb(v,a) (*(volatile unsigned char *)(a) = (v))
60#define __raw_writew(v,a) (*(volatile unsigned short *)(a) = (v))
61#define __raw_writel(v,a) (*(volatile unsigned int *)(a) = (v))
62
63#define __raw_readb(a) (*(volatile unsigned char *)(a))
64#define __raw_readw(a) (*(volatile unsigned short *)(a))
65#define __raw_readl(a) (*(volatile unsigned int *)(a))
66
wdenk0c1c117c2005-03-30 23:28:18 +000067#define readb(addr)\
68 ({unsigned char val;\
69 asm volatile( "ldbio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
70#define readw(addr)\
71 ({unsigned short val;\
72 asm volatile( "ldhio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
73#define readl(addr)\
74 ({unsigned long val;\
75 asm volatile( "ldwio %0, 0(%1)" :"=r"(val) : "r" (addr)); val;})
Scott McNuttc2ced002006-06-08 11:59:57 -040076
Scott McNutt3ea00372010-03-21 21:24:43 -040077#define writeb(val,addr)\
78 asm volatile ("stbio %0, 0(%1)" : : "r" (val), "r" (addr))
79#define writew(val,addr)\
80 asm volatile ("sthio %0, 0(%1)" : : "r" (val), "r" (addr))
81#define writel(val,addr)\
82 asm volatile ("stwio %0, 0(%1)" : : "r" (val), "r" (addr))
wdenk0c1c117c2005-03-30 23:28:18 +000083
84#define inb(addr) readb(addr)
85#define inw(addr) readw(addr)
86#define inl(addr) readl(addr)
Scott McNutt3ea00372010-03-21 21:24:43 -040087#define outb(val, addr) writeb(val,addr)
88#define outw(val, addr) writew(val,addr)
89#define outl(val, addr) writel(val,addr)
wdenk0c1c117c2005-03-30 23:28:18 +000090
91static inline void insb (unsigned long port, void *dst, unsigned long count)
92{
93 unsigned char *p = dst;
94 while (count--) *p++ = inb (port);
95}
96static inline void insw (unsigned long port, void *dst, unsigned long count)
97{
98 unsigned short *p = dst;
99 while (count--) *p++ = inw (port);
100}
101static inline void insl (unsigned long port, void *dst, unsigned long count)
102{
103 unsigned long *p = dst;
104 while (count--) *p++ = inl (port);
105}
106
107static inline void outsb (unsigned long port, const void *src, unsigned long count)
108{
109 const unsigned char *p = src;
110 while (count--) outb (*p++, port);
111}
112
113static inline void outsw (unsigned long port, const void *src, unsigned long count)
114{
115 const unsigned short *p = src;
116 while (count--) outw (*p++, port);
117}
118static inline void outsl (unsigned long port, const void *src, unsigned long count)
119{
120 const unsigned long *p = src;
121 while (count--) outl (*p++, port);
122}
wdenk5c952cf2004-10-10 21:27:30 +0000123
Thomas Choud21275e2015-09-30 20:56:53 +0800124/*
125 * Clear and set bits in one shot. These macros can be used to clear and
126 * set multiple bits in a register using a single call. These macros can
127 * also be used to set a multiple-bit bit pattern using a mask, by
128 * specifying the mask in the 'clear' parameter and the new bit pattern
129 * in the 'set' parameter.
130 */
131
132#define out_arch(type,endian,a,v) __raw_write##type(cpu_to_##endian(v),a)
133#define in_arch(type,endian,a) endian##_to_cpu(__raw_read##type(a))
134
135#define out_le32(a,v) out_arch(l,le32,a,v)
136#define out_le16(a,v) out_arch(w,le16,a,v)
137
138#define in_le32(a) in_arch(l,le32,a)
139#define in_le16(a) in_arch(w,le16,a)
140
141#define out_be32(a,v) out_arch(l,be32,a,v)
142#define out_be16(a,v) out_arch(w,be16,a,v)
143
144#define in_be32(a) in_arch(l,be32,a)
145#define in_be16(a) in_arch(w,be16,a)
146
147#define out_8(a,v) __raw_writeb(v,a)
148#define in_8(a) __raw_readb(a)
149
150#define clrbits(type, addr, clear) \
151 out_##type((addr), in_##type(addr) & ~(clear))
152
153#define setbits(type, addr, set) \
154 out_##type((addr), in_##type(addr) | (set))
155
156#define clrsetbits(type, addr, clear, set) \
157 out_##type((addr), (in_##type(addr) & ~(clear)) | (set))
158
159#define clrbits_be32(addr, clear) clrbits(be32, addr, clear)
160#define setbits_be32(addr, set) setbits(be32, addr, set)
161#define clrsetbits_be32(addr, clear, set) clrsetbits(be32, addr, clear, set)
162
163#define clrbits_le32(addr, clear) clrbits(le32, addr, clear)
164#define setbits_le32(addr, set) setbits(le32, addr, set)
165#define clrsetbits_le32(addr, clear, set) clrsetbits(le32, addr, clear, set)
166
167#define clrbits_be16(addr, clear) clrbits(be16, addr, clear)
168#define setbits_be16(addr, set) setbits(be16, addr, set)
169#define clrsetbits_be16(addr, clear, set) clrsetbits(be16, addr, clear, set)
170
171#define clrbits_le16(addr, clear) clrbits(le16, addr, clear)
172#define setbits_le16(addr, set) setbits(le16, addr, set)
173#define clrsetbits_le16(addr, clear, set) clrsetbits(le16, addr, clear, set)
174
175#define clrbits_8(addr, clear) clrbits(8, addr, clear)
176#define setbits_8(addr, set) setbits(8, addr, set)
177#define clrsetbits_8(addr, clear, set) clrsetbits(8, addr, clear, set)
178
wdenk5c952cf2004-10-10 21:27:30 +0000179#endif /* __ASM_NIOS2_IO_H_ */